Home
last modified time | relevance | path

Searched refs:n (Results 1 – 14 of 14) sorted by relevance

/nrf_hw_models-3.6.0/src/HW_models/
DNRF_GPIO.c93 for (int n = 0; n < GPIO_n_ports_pins[p]; n++) { in nrf_gpio_init() local
94 NRF_GPIO_regs[p].PIN_CNF[n] = 0x2; /* Disconnected out of reset */ in nrf_gpio_init()
110 void nrf_gpio_eval_input(unsigned int port, unsigned int n, bool value);
129 void nrf_gpio_test_change_pin_level(unsigned int port, unsigned int n, bool value) { in nrf_gpio_test_change_pin_level() argument
130 nrf_gpio_eval_input(port, n, value); in nrf_gpio_test_change_pin_level()
141 bool nrf_gpio_get_pin_level(unsigned int port, unsigned int n) { in nrf_gpio_get_pin_level() argument
142 return (IO_level[port] >> n) & 0x1; in nrf_gpio_get_pin_level()
145 #define CHECK_PIN_EXISTS(port, n, dir) \ argument
146 if (port >= NRF_GPIOS || n >= GPIO_n_ports_pins[port]) { \
149 __func__, port, n); \
[all …]
DNRF_GPIOTE.c73 void nrf_gpiote_TASKS_OUT(unsigned int n) { in nrf_gpiote_TASKS_OUT() argument
74 struct gpiote_ch_status_t *sc = &gpiote_ch_status[n]; in nrf_gpiote_TASKS_OUT()
91 bs_trace_error_time_line("%s: Missconfigured CONFIG.CONFIG[%i]\n", n); in nrf_gpiote_TASKS_OUT()
98 void nrf_gpiote_TASKS_SET(unsigned int n) { in nrf_gpiote_TASKS_SET() argument
99 struct gpiote_ch_status_t *sc = &gpiote_ch_status[n]; in nrf_gpiote_TASKS_SET()
108 void nrf_gpiote_TASKS_CLR(unsigned int n) { in nrf_gpiote_TASKS_CLR() argument
109 struct gpiote_ch_status_t *sc = &gpiote_ch_status[n]; in nrf_gpiote_TASKS_CLR()
146 static void nrf_gpiote_events_in(unsigned int n) { in nrf_gpiote_events_in() argument
147 NRF_GPIOTE_regs.EVENTS_IN[n] = 1; in nrf_gpiote_events_in()
149 nrf_ppi_event(GPIOTE_EVENTS_IN_0 + n); in nrf_gpiote_events_in()
[all …]
DNHW_DPPI.c151 for (int n = 0; n < n_ch; n++) { in nhw_dppi_free() local
152 if (nhw_dppi_st[i].registry[n] != NULL) { /* LCOV_EXCL_BR_LINE */ in nhw_dppi_free()
153 free(nhw_dppi_st[i].registry[n]); in nhw_dppi_free()
264 int n = this->reg_used[ch_n]; in nhw_dppi_channel_subscribe() local
265 this->registry[ch_n][n].callback = callback; in nhw_dppi_channel_subscribe()
266 this->registry[ch_n][n].param = param; in nhw_dppi_channel_subscribe()
272 int n) in nhw_dppi_shift_registration() argument
274 for (int i = off+1; i < n; i++) { in nhw_dppi_shift_registration()
278 ch_reg[n-1].callback = NULL; in nhw_dppi_shift_registration()
279 ch_reg[n-1].param = NULL; in nhw_dppi_shift_registration()
[all …]
DNHW_MUTEX.c37 void nhw_MUTEX_regw_sideeffects_MUTEX(uint n) { in nhw_MUTEX_regw_sideeffects_MUTEX() argument
38 MUTEX_state[n] = 0; in nhw_MUTEX_regw_sideeffects_MUTEX()
39 NRF_MUTEX_regs.MUTEX[n] = 0; in nhw_MUTEX_regw_sideeffects_MUTEX()
46 int nhw_MUTEX_regr_sideeffects_MUTEX(uint n) { in nhw_MUTEX_regr_sideeffects_MUTEX() argument
47 if (MUTEX_state[n] == 0) { in nhw_MUTEX_regr_sideeffects_MUTEX()
48 MUTEX_state[n] = 1; in nhw_MUTEX_regr_sideeffects_MUTEX()
49 NRF_MUTEX_regs.MUTEX[n] = 1; in nhw_MUTEX_regr_sideeffects_MUTEX()
DNRF_GPIO.h30 typedef void (*nrf_gpio_input_callback_t)(unsigned int port, unsigned int n, bool value);
36 void nrf_gpio_test_change_pin_level(unsigned int port, unsigned int n, bool value);
37 bool nrf_gpio_get_pin_level(unsigned int port, unsigned int n);
39 void nrf_gpio_peri_pin_control(unsigned int port, unsigned int n,
42 void nrf_gpio_peri_change_output(unsigned int port, unsigned int n, bool value);
54 void nrf_gpio_regw_sideeffects_PIN_CNF(unsigned int port,unsigned int n);
56 void nrf_gpio_eval_input(unsigned int port, unsigned int n, bool value);
DNRF_GPIOTE.h17 void nrf_gpiote_regw_sideeffects_TASKS_OUT(unsigned int n);
18 void nrf_gpiote_regw_sideeffects_TASKS_SET(unsigned int n);
19 void nrf_gpiote_regw_sideeffects_TASKS_CLR(unsigned int n);
20 void nrf_gpiote_regw_sideeffects_EVENTS_IN(unsigned int n);
24 void nrf_gpiote_regw_sideeffects_CONFIG(unsigned int n);
DNHW_DPPI.h40 void nhw_dppi_regw_sideeffects_TASK_CHGn_EN(uint dppi_inst, uint n);
41 void nhw_dppi_regw_sideeffects_TASK_CHGn_DIS(uint dppi_inst, uint n);
42 void nhw_dppi_regw_sideeffects_SUBSCRIBE_CHG_EN(unsigned int dppi_inst, uint n);
43 void nhw_dppi_regw_sideeffects_SUBSCRIBE_CHG_DIS(unsigned int dppi_inst, uint n);
47 void nhw_dppi_regw_sideeffects_CHGn(uint dppi_inst, uint n);
DNRF_GPIO_backend.c128 void nrf_gpio_backend_short_propagate(unsigned int port, unsigned int n, bool value) in nrf_gpio_backend_short_propagate() argument
132 if (shorts[port][n][i].port == UINT8_MAX) { in nrf_gpio_backend_short_propagate()
135 nrf_gpio_eval_input(shorts[port][n][i].port, shorts[port][n][i].pin, value); in nrf_gpio_backend_short_propagate()
157 void nrf_gpio_backend_write_output_change(unsigned int port, unsigned int n, bool value) in nrf_gpio_backend_write_output_change() argument
161 nsi_hws_get_time(), port, n, value); in nrf_gpio_backend_write_output_change()
331 int n; in nrf_gpio_input_process_next_time() local
333 n = sscanf(buf, "%"SCNtime",%u,%u,%u", &time, &port, &pin, &level); in nrf_gpio_input_process_next_time()
334 if (n > 0 && n < 4) { in nrf_gpio_input_process_next_time()
341 if (n < 4) { /* End of file, or corrupted => we are done */ in nrf_gpio_input_process_next_time()
DNHW_MUTEX.h19 void nhw_MUTEX_regw_sideeffects_MUTEX(uint n);
20 int nhw_MUTEX_regr_sideeffects_MUTEX(uint n);
DNRF_GPIO_backend.h18 void nrf_gpio_backend_short_propagate(unsigned int port, unsigned int n, bool value);
19 void nrf_gpio_backend_write_output_change(unsigned int port, unsigned int n, bool value);
DNHW_EGU.c161 uint n = (uintptr_t)param & 0xFFFF; in nhw_egu_tasktrigger_wrap() local
162 nhw_egu_TASK_TRIGGER(inst, n); in nhw_egu_tasktrigger_wrap()
165 void nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER(uint inst, uint n) { in nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER() argument
168 nhw_egu_check_inst_event(inst, n, "subscribe"); in nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER()
171 this->NRF_EGU_regs->SUBSCRIBE_TRIGGER[n], in nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER()
172 &this->subscribed[n], in nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER()
174 (void*)((inst << 16) + n)); in nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER()
DNHW_IPC.c155 uint n = (uintptr_t)param & 0xFFFF; in nhw_IPC_tasks_send_wrap() local
156 nhw_IPC_TASKS_SEND(inst, n); in nhw_IPC_tasks_send_wrap()
DNHW_EGU.h22 void nhw_egu_regw_sideeffects_SUBSCRIBE_TRIGGER(uint inst, uint n);
/nrf_hw_models-3.6.0/src/nrfx/hal/
Dnrf_nvmc.c83 void nrf_nvmc_buffer_read(void *dest, uint32_t addr, size_t n) in nrf_nvmc_buffer_read() argument
85 nhw_nmvc_read_buffer(dest, addr, n); in nrf_nvmc_buffer_read()