Home
last modified time | relevance | path

Searched refs:ram (Results 1 – 10 of 10) sorted by relevance

/mcuboot-3.4.0/sim/mcuboot-sys/src/
Dlib.rs18 ram: Vec<u8>, field
25 ram: vec![0; size as usize], in new()
32 &self.ram in borrow()
37 &self.ram[base..base+size] in borrow_part()
45 size: self.ram.len() as u32, in invoke()
46 base: &self.ram[0] as *const u8 as usize - self.offset as usize, in invoke()
/mcuboot-3.4.0/sim/src/
Dimage.rs72 ram: RamData, field
83 ram: RamData, field
187 let ram = RamData::new(&slots); in new() localVariable
193 ram, in new()
216 let ram = self.ram.clone(); // TODO: This is wasteful. in make_no_upgrade_image() localVariable
224 maximal(42784), &ram, &*dep, false); in make_no_upgrade_image()
228 maximal(46928), &ram, &*dep, false) in make_no_upgrade_image()
241 ram: self.ram, in make_no_upgrade_image()
273 let ram = self.ram.clone(); // TODO: Avoid this clone. in make_bad_secondary_slot_image() localVariable
277 maximal(32784), &ram, &dep, false); in make_bad_secondary_slot_image()
[all …]
/mcuboot-3.4.0/boot/cypress/BlinkyApp/linker/
DBlinkyApp_template.ld63 /* The ram and flash regions control RAM and flash memory allocation for the CM4 core.
64 * You can change the memory allocation by editing the 'ram' and 'flash' regions.
70 ram (rwx) : ORIGIN = RAM_START, LENGTH = RAM_SIZE
223 } > ram
261 } > ram
270 } > ram
293 } > ram
302 . = ORIGIN(ram) + LENGTH(ram) - STACK_SIZE;
304 } > ram
313 } > ram
[all …]
/mcuboot-3.4.0/boot/cypress/MCUBootApp/
DMCUBootApp.ld59 /* The ram and flash regions control RAM and flash memory allocation for the CM0+ core.
60 * You can change the memory allocation by editing the 'ram' and 'flash' regions.
67 ram (rwx) : ORIGIN = 0x08000800, LENGTH = 0x1F800
221 __StackTop = ORIGIN(ram) + LENGTH(ram);
228 } > ram
235 } > ram
282 } > ram
291 } > ram
314 } > ram
322 . = ORIGIN(ram) + LENGTH(ram);
[all …]
/mcuboot-3.4.0/boot/cypress/platforms/PSOC_062_2M/CM0P/GCC_ARM/
Dcy8c6xxa_cm0plus.ld59 /* The ram and flash regions control RAM and flash memory allocation for the CM0+ core.
60 * You can change the memory allocation by editing the 'ram' and 'flash' regions.
66 ram (rwx) : ORIGIN = 0x08000000, LENGTH = 0x2000
224 } > ram
262 } > ram
271 } > ram
294 } > ram
303 . = ORIGIN(ram) + LENGTH(ram) - STACK_SIZE;
305 } > ram
314 } > ram
[all …]
/mcuboot-3.4.0/boot/cypress/platforms/PSOC_062_2M/CM4/GCC_ARM/
Dcy8c6xxa_cm4_dual.ld62 /* The ram and flash regions control RAM and flash memory allocation for the CM4 core.
63 * You can change the memory allocation by editing the 'ram' and 'flash' regions.
69 ram (rwx) : ORIGIN = 0x08002000, LENGTH = 0xFD800
234 } > ram
272 } > ram
281 } > ram
304 } > ram
313 . = ORIGIN(ram) + LENGTH(ram) - STACK_SIZE;
315 } > ram
324 } > ram
[all …]
/mcuboot-3.4.0/sim/
DCargo.toml29 ram-load = ["mcuboot-sys/ram-load"]
/mcuboot-3.4.0/sim/mcuboot-sys/
DCargo.toml71 # Support simulation of ram-loading. No swaps are performed, and the
73 ram-load = []
/mcuboot-3.4.0/docs/
Drelease-notes.md92 - Add Multiimage boot for direct-xip and ram-load mode.
97 - ram load and image encryption can be used together, allowing the
/mcuboot-3.4.0/boot/zephyr/
DKconfig262 hex "Boot image executable ram start"