Home
last modified time | relevance | path

Searched refs:regValue (Results 1 – 3 of 3) sorted by relevance

/loramac-node-latest/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_ll_dma2d.c203 uint32_t regMask, regValue; in LL_DMA2D_Init() local
241 regValue = DMA2D_InitStruct->ColorMode; in LL_DMA2D_Init()
245 regValue |= DMA2D_InitStruct->OutputSwapMode; in LL_DMA2D_Init()
249 regValue |= (DMA2D_InitStruct->AlphaInversionMode | DMA2D_InitStruct->RBSwapMode); in LL_DMA2D_Init()
252 MODIFY_REG(DMA2Dx->OPFCCR, regMask, regValue); in LL_DMA2D_Init()
Dstm32l4xx_hal_dma2d.c1633 uint32_t regMask, regValue; in HAL_DMA2D_ConfigLayer() local
1658 regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\ in HAL_DMA2D_ConfigLayer()
1665 regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA); in HAL_DMA2D_ConfigLayer()
1669 regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos); in HAL_DMA2D_ConfigLayer()
1676 MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue); in HAL_DMA2D_ConfigLayer()
1693 MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue); in HAL_DMA2D_ConfigLayer()
/loramac-node-latest/src/radio/sx126x/
Dsx126x.c213 uint8_t regValue = 0; in SX126xSetWhiteningSeed() local
218 regValue = SX126xReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE; in SX126xSetWhiteningSeed()
219 regValue = ( ( seed >> 8 ) & 0x01 ) | regValue; in SX126xSetWhiteningSeed()
220 SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit. in SX126xSetWhiteningSeed()