Home
last modified time | relevance | path

Searched refs:TCC2 (Results 1 – 12 of 12) sorted by relevance

/loramac-node-latest/src/boards/mcu/saml21/saml21b/include/
Dsaml21g18b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21e15b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21e16b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21e17b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21e18b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21g16b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21g17b.h428 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
559 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
561 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21j16b.h438 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
571 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
573 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21j17b.h438 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
571 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
573 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21j18b.h438 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
571 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
573 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
Dsaml21j18bu.h438 #define TCC2 (0x42001C00) /**< \brief (TCC2) APB Base Address */ macro
571 #define TCC2 ((Tcc *)0x42001C00UL) /**< \brief (TCC2) APB Base Address */ macro
573 #define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
/loramac-node-latest/src/boards/mcu/saml21/saml21b/include/component/
Dtal.h722 uint32_t TCC2:1; /*!< bit: 0 TCC2 Interrupt CPU Select */ member