Home
last modified time | relevance | path

Searched refs:LUTCTRL (Results 1 – 2 of 2) sorted by relevance

/loramac-node-latest/src/boards/mcu/saml21/hri/
Dhri_ccl_l21.h296 ((Ccl *)hw)->LUTCTRL[index].reg |= CCL_LUTCTRL_ENABLE; in hri_ccl_set_LUTCTRL_ENABLE_bit()
303 tmp = ((Ccl *)hw)->LUTCTRL[index].reg; in hri_ccl_get_LUTCTRL_ENABLE_bit()
312 tmp = ((Ccl *)hw)->LUTCTRL[index].reg; in hri_ccl_write_LUTCTRL_ENABLE_bit()
315 ((Ccl *)hw)->LUTCTRL[index].reg = tmp; in hri_ccl_write_LUTCTRL_ENABLE_bit()
322 ((Ccl *)hw)->LUTCTRL[index].reg &= ~CCL_LUTCTRL_ENABLE; in hri_ccl_clear_LUTCTRL_ENABLE_bit()
329 ((Ccl *)hw)->LUTCTRL[index].reg ^= CCL_LUTCTRL_ENABLE; in hri_ccl_toggle_LUTCTRL_ENABLE_bit()
336 ((Ccl *)hw)->LUTCTRL[index].reg |= CCL_LUTCTRL_EDGESEL; in hri_ccl_set_LUTCTRL_EDGESEL_bit()
343 tmp = ((Ccl *)hw)->LUTCTRL[index].reg; in hri_ccl_get_LUTCTRL_EDGESEL_bit()
352 tmp = ((Ccl *)hw)->LUTCTRL[index].reg; in hri_ccl_write_LUTCTRL_EDGESEL_bit()
355 ((Ccl *)hw)->LUTCTRL[index].reg = tmp; in hri_ccl_write_LUTCTRL_EDGESEL_bit()
[all …]
/loramac-node-latest/src/boards/mcu/saml21/saml21b/include/component/
Dccl.h181 __IO CCL_LUTCTRL_Type LUTCTRL[4]; /**< \brief Offset: 0x8 (R/W 32) LUT Control x */ member