Home
last modified time | relevance | path

Searched refs:DMA_IFCR_CTEIF5 (Results 1 – 11 of 11) sorted by relevance

/loramac-node-3.6.0-3.5.0/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_ll_dma.h208 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1905 SET_BIT(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/loramac-node-3.6.0-3.5.0/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_ll_dma.h188 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
1769 SET_BIT(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/loramac-node-3.6.0-3.5.0/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_dma.h237 #define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag …
2136 WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); in LL_DMA_ClearFlag_TE5()
/loramac-node-3.6.0-3.5.0/src/boards/SKiM881AXL/cmsis/
Dstm32l081xx.h1445 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/B-L072Z-LRWAN1/cmsis/
Dstm32l072xx.h1703 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/SKiM980A/cmsis/
Dstm32l151xba.h1970 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/NucleoL073/cmsis/
Dstm32l073xx.h1725 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/SKiM880B/cmsis/
Dstm32l151xba.h1970 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/NAMote72/cmsis/
Dstm32l152xc.h2200 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/NucleoL152/cmsis/
Dstm32l152xe.h2264 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro
/loramac-node-3.6.0-3.5.0/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h6834 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Trans… macro