Home
last modified time | relevance | path

Searched refs:linesize (Results 1 – 1 of 1) sorted by relevance

/loramac-node-3.4.0/src/boards/mcu/stm32/cmsis/
Dcore_cm7.h2310 …int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 … in SCB_InvalidateDCache_by_Addr() local
2316 op_addr += linesize; in SCB_InvalidateDCache_by_Addr()
2317 op_size -= linesize; in SCB_InvalidateDCache_by_Addr()
2337 …int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 … in SCB_CleanDCache_by_Addr() local
2343 op_addr += linesize; in SCB_CleanDCache_by_Addr()
2344 op_size -= linesize; in SCB_CleanDCache_by_Addr()
2364 …int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 … in SCB_CleanInvalidateDCache_by_Addr() local
2370 op_addr += linesize; in SCB_CleanInvalidateDCache_by_Addr()
2371 op_size -= linesize; in SCB_CleanInvalidateDCache_by_Addr()