Home
last modified time | relevance | path

Searched refs:TC0 (Results 1 – 12 of 12) sorted by relevance

/loramac-node-3.4.0/src/boards/mcu/saml21/saml21b/include/
Dsaml21e15b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21e16b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21e17b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21e18b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21g16b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21g17b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21g18b.h423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
Dsaml21j16b.h431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
Dsaml21j17b.h431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
Dsaml21j18b.h431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
Dsaml21j18bu.h431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro
561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
/loramac-node-3.4.0/src/boards/mcu/saml21/saml21b/include/component/
Dtal.h724 uint32_t TC0:1; /*!< bit: 2 TC0 Interrupt CPU Select */ member