Searched refs:TC0 (Results 1 – 12 of 12) sorted by relevance
/loramac-node-3.4.0/src/boards/mcu/saml21/saml21b/include/ |
D | saml21e15b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21e16b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21e17b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21e18b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21g16b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21g17b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21g18b.h | 423 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 551 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 555 #define TC_INSTS { TC0, TC1, TC4 } /**< \brief (TC) Instances List */
|
D | saml21j16b.h | 431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | saml21j17b.h | 431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | saml21j18b.h | 431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
D | saml21j18bu.h | 431 #define TC0 (0x42002000) /**< \brief (TC0) APB Base Address */ macro 561 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro 567 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
/loramac-node-3.4.0/src/boards/mcu/saml21/saml21b/include/component/ |
D | tal.h | 724 uint32_t TC0:1; /*!< bit: 2 TC0 Interrupt CPU Select */ member
|