Home
last modified time | relevance | path

Searched refs:PORT (Results 1 – 22 of 22) sorted by relevance

/loramac-node-3.4.0/src/boards/mcu/saml21/hpl/port/
Dhpl_gpio_base.h56 hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff)); in _gpio_set_direction()
58 PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16)); in _gpio_set_direction()
63 …hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xff… in _gpio_set_direction()
64 hri_port_write_WRCONFIG_reg(PORT, in _gpio_set_direction()
72 hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff)); in _gpio_set_direction()
74 PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16)); in _gpio_set_direction()
113 tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp; in _gpio_get_level()
129 hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin); in _gpio_set_pin_pull_mode()
134 hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin); in _gpio_set_pin_pull_mode()
140 hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin); in _gpio_set_pin_pull_mode()
[all …]
/loramac-node-3.4.0/src/apps/LoRaMac/fuota-test-01/
Dreadme.md87 TX PORT : 202
102 RX PORT : 202
123 TX PORT : 202
138 RX PORT : 202
159 TX PORT : 1
174 RX PORT : 200
205 TX PORT : 200
220 RX PORT : 0
239 TX PORT : 1
254 RX PORT : 201
[all …]
/loramac-node-3.4.0/src/boards/mcu/saml21/saml21b/include/
Dsaml21e15b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21e16b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21e17b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21e18b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21g16b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21g17b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21g18b.h410 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
514 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
517 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21j16b.h418 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
524 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
527 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21j17b.h418 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
524 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
527 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21j18b.h418 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
524 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
527 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
Dsaml21j18bu.h418 #define PORT (0x40002800) /**< \brief (PORT) APB Base Address */ macro
524 #define PORT ((Port *)0x40002800UL) /**< \brief (PORT) APB Base Address */ macro
527 #define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
/loramac-node-3.4.0/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_hal_ospi.h1011 #define IS_OSPIM_IO_PORT(PORT) (((PORT) == HAL_OSPIM_IOPORT_1_LOW) || \ argument
1012 ((PORT) == HAL_OSPIM_IOPORT_1_HIGH) || \
1013 ((PORT) == HAL_OSPIM_IOPORT_2_LOW) || \
1014 ((PORT) == HAL_OSPIM_IOPORT_2_HIGH))
/loramac-node-3.4.0/src/boards/mcu/saml21/cmsis/
Dcore_cm3.h667 …} PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers … member
1597 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1598 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_sc300.h647 …} PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers … member
1577 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1578 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_cm4.h707 …} PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers … member
1749 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1750 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_cm7.h888 …} PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers … member
2168 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
2169 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
/loramac-node-3.4.0/src/boards/mcu/stm32/cmsis/
Dcore_cm3.h742 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
1703 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
1707 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_sc300.h724 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
1685 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
1689 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm4.h803 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
1877 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
1881 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm7.h1005 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
2452 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
2456 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()