Searched refs:RCC_SYSCLK_DIV1 (Results 1 – 14 of 14) sorted by relevance
1048 uint32_t hpre = RCC_SYSCLK_DIV1; in HAL_RCC_ClockConfig()1098 if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in HAL_RCC_ClockConfig()1104 …CC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1)) in HAL_RCC_ClockConfig()1184 MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1); in HAL_RCC_ClockConfig()
239 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
344 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
372 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
383 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
444 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
185 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) |…486 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
1294 if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in RCC_SetFlashLatencyFromMSIRange()
1443 if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in RCC_SetFlashLatencyFromMSIRange()
213 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) |…476 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
473 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro4626 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2)…