Home
last modified time | relevance | path

Searched refs:RCC_SYSCLK_DIV1 (Results 1 – 14 of 14) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_hal_rcc.c1048 uint32_t hpre = RCC_SYSCLK_DIV1; in HAL_RCC_ClockConfig()
1098 if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in HAL_RCC_ClockConfig()
1104 …CC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1)) in HAL_RCC_ClockConfig()
1184 MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1); in HAL_RCC_ClockConfig()
/loramac-node-2.7.6/src/boards/B-L072Z-LRWAN1/
Dboard.c239 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/SKiM881AXL/
Dboard.c344 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL073/
Dboard.c372 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL152/
Dboard.c372 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/SKiM880B/
Dboard.c372 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/SKiM980A/
Dboard.c372 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL476/
Dboard.c383 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NAMote72/
Dboard.c444 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_hal_rcc.h185 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) |…
486 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Src/
Dstm32l1xx_hal_rcc.c1294 if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in RCC_SetFlashLatencyFromMSIRange()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Src/
Dstm32l0xx_hal_rcc.c1443 if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1) in RCC_SetFlashLatencyFromMSIRange()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_hal_rcc.h213 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) |…
476 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_hal_rcc.h473 #define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
4626 #define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2)…