Searched refs:RCC_HCLK_DIV1 (Results 1 – 12 of 12) sorted by relevance
240 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()241 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
109 if (uwAPB1Prescaler == RCC_HCLK_DIV1) in HAL_InitTick()
345 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()346 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
373 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()374 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
384 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()385 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
445 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()446 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
190 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \503 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro
218 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \493 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro
489 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro4632 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \