Home
last modified time | relevance | path

Searched refs:RCC_HCLK_DIV1 (Results 1 – 12 of 12) sorted by relevance

/loramac-node-2.7.6/src/boards/B-L072Z-LRWAN1/
Dboard.c240 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
241 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_hal_timebase_tim_template.c109 if (uwAPB1Prescaler == RCC_HCLK_DIV1) in HAL_InitTick()
/loramac-node-2.7.6/src/boards/SKiM881AXL/
Dboard.c345 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
346 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL073/
Dboard.c373 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
374 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL152/
Dboard.c373 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
374 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/SKiM880B/
Dboard.c373 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
374 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/SKiM980A/
Dboard.c373 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
374 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NucleoL476/
Dboard.c384 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
385 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/NAMote72/
Dboard.c445 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
446 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; in SystemClockConfig()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_hal_rcc.h190 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
503 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_hal_rcc.h218 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
493 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_hal_rcc.h489 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */ macro
4632 #define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \