Home
last modified time | relevance | path

Searched refs:I2C_CR1_PE (Results 1 – 17 of 17) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Src/
Dstm32l1xx_hal_i2c.c614 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Transmit()
746 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Receive()
976 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Slave_Transmit()
1104 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Slave_Receive()
1239 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Transmit_IT()
1316 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Receive_IT()
1406 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Sequential_Transmit_IT()
1506 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Master_Sequential_Receive_IT()
1586 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Slave_Transmit_IT()
1647 if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) in HAL_I2C_Slave_Receive_IT()
[all …]
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_ll_i2c.h367 SET_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Enable()
378 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Disable()
389 return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)); in LL_I2C_IsEnabled()
1446 SET_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_ClearFlag_STOP()
Dstm32l1xx_hal_i2c.h463 SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE); \
472 …I2C_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)
479 …C_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_ll_i2c.h409 SET_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Enable()
423 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Disable()
434 return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)); in LL_I2C_IsEnabled()
Dstm32l0xx_hal_smbus.h474 … __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
480 …_HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
Dstm32l0xx_hal_i2c.h498 …C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
504 …_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_i2c.h409 SET_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Enable()
423 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); in LL_I2C_Disable()
434 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL); in LL_I2C_IsEnabled()
Dstm32l4xx_hal_smbus.h526 … __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
532 …_HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
Dstm32l4xx_hal_i2c.h566 …C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
572 …_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
/loramac-node-2.7.6/src/boards/SKiM881AXL/cmsis/
Dstm32l081xx.h2814 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enab… macro
/loramac-node-2.7.6/src/boards/B-L072Z-LRWAN1/cmsis/
Dstm32l072xx.h3072 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enab… macro
/loramac-node-2.7.6/src/boards/NucleoL073/cmsis/
Dstm32l073xx.h3094 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enab… macro
/loramac-node-2.7.6/src/boards/SKiM980A/cmsis/
Dstm32l151xba.h3388 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enab… macro
/loramac-node-2.7.6/src/boards/SKiM880B/cmsis/
Dstm32l151xba.h3388 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enab… macro
/loramac-node-2.7.6/src/boards/NAMote72/cmsis/
Dstm32l152xc.h3665 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enab… macro
/loramac-node-2.7.6/src/boards/NucleoL152/cmsis/
Dstm32l152xe.h3735 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enab… macro
/loramac-node-2.7.6/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h9229 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enab… macro