Home
last modified time | relevance | path

Searched refs:DCTRL (Results 1 – 7 of 7) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_sdmmc.h824 #define __SDMMC_DMA_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_DMAEN)
830 #define __SDMMC_DMA_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_DMAEN)
1052 #define __SDMMC_START_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART)
1059 #define __SDMMC_START_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTAR…
1066 #define __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP)
1073 #define __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP)
1080 #define __SDMMC_OPERATION_ENABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN)
1087 #define __SDMMC_OPERATION_DISABLE(__INSTANCE__) ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN)
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_hal_sd_ex.c119 hsd->Instance->DCTRL = 0; in HAL_SDEx_HighSpeed()
318 hsd->Instance->DCTRL = 0; in HAL_SDEx_ReadBlocksDMAMultiBuffer()
337 hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST; in HAL_SDEx_ReadBlocksDMAMultiBuffer()
407 hsd->Instance->DCTRL = 0; in HAL_SDEx_WriteBlocksDMAMultiBuffer()
Dstm32l4xx_hal_sd.c666 hsd->Instance->DCTRL = 0U; in HAL_SD_ReadBlocks()
891 hsd->Instance->DCTRL = 0U; in HAL_SD_WriteBlocks()
1088 hsd->Instance->DCTRL = 0U; in HAL_SD_ReadBlocks_IT()
1198 hsd->Instance->DCTRL = 0U; in HAL_SD_WriteBlocks_IT()
1317 hsd->Instance->DCTRL = 0U; in HAL_SD_ReadBlocks_DMA()
1464 hsd->Instance->DCTRL = 0U; in HAL_SD_WriteBlocks_DMA()
1711 hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN); in HAL_SD_IRQHandler()
1757 hsd->Instance->DCTRL = 0; in HAL_SD_IRQHandler()
1811 hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN); in HAL_SD_IRQHandler()
1868 hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST; in HAL_SD_IRQHandler()
[all …]
Dstm32l4xx_ll_sdmmc.c483 MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\ in SDMMC_ConfigData()
527 MODIFY_REG(SDMMCx->DCTRL, SDMMC_DCTRL_RWMOD, SDMMC_ReadWaitMode); in SDMMC_SetSDMMCReadWaitMode()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Src/
Dstm32l1xx_ll_sdmmc.c442 MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg); in SDIO_DataConfig()
Dstm32l1xx_hal_sd.c478 hsd->Instance->DCTRL = 0; in HAL_SD_ReadBlocks()
664 hsd->Instance->DCTRL = 0; in HAL_SD_WriteBlocks()
879 hsd->Instance->DCTRL = 0; in HAL_SD_ReadBlocks_DMA()
996 hsd->Instance->DCTRL = 0; in HAL_SD_WriteBlocks_DMA()
1838 hsd->Instance->DCTRL = 0; in HAL_SD_HighSpeed()
/loramac-node-2.7.6/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h843 __IO uint32_t DCTRL; /*!< SDMMC data control register, Address offset: 0x2C */ member