Home
last modified time | relevance | path

Searched refs:APB1ENR (Results 1 – 18 of 18) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_hal_rcc_ex.h691 #define __HAL_RCC_USB_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_USBEN))
692 #define __HAL_RCC_USB_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_USBEN))
694 #define __HAL_RCC_USB_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN) != RESET)
695 #define __HAL_RCC_USB_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN) == RESET)
697 #define __HAL_RCC_CRS_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_CRSEN))
698 #define __HAL_RCC_CRS_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR,(RCC_APB1ENR_CRSEN))
700 #define __HAL_RCC_CRS_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CRSEN) != RESET)
701 #define __HAL_RCC_CRS_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CRSEN) == RESET)
707 #define __HAL_RCC_LCD_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_LCDEN))
708 #define __HAL_RCC_LCD_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_LCDEN))
[all …]
Dstm32l0xx_ll_bus.h459 SET_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_EnableClock()
461 tmpreg = READ_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_EnableClock()
512 return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs); in LL_APB1_GRP1_IsEnabledClock()
562 CLEAR_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_DisableClock()
Dstm32l0xx_hal_rcc.h779 #define __HAL_RCC_WWDG_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN))
780 #define __HAL_RCC_PWR_CLK_ENABLE() SET_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN))
782 #define __HAL_RCC_WWDG_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_WWDGEN))
783 #define __HAL_RCC_PWR_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR, (RCC_APB1ENR_PWREN))
851 #define __HAL_RCC_WWDG_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) != RESET)
852 #define __HAL_RCC_PWR_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) != RESET)
853 #define __HAL_RCC_WWDG_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN) == RESET)
854 #define __HAL_RCC_PWR_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN) == RESET)
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_hal_rcc.h739 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
741 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
746 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
748 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
753 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
755 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
760 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
762 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
767 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
769 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
[all …]
Dstm32l1xx_hal_rcc_ex.h266 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LCDEN);\
268 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LCDEN);\
271 #define __HAL_RCC_LCD_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_LCDEN))
287 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
289 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
292 #define __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
304 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
306 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
309 #define __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
318 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
[all …]
Dstm32l1xx_ll_bus.h550 SET_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_EnableClock()
552 tmpreg = READ_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_EnableClock()
606 return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs); in LL_APB1_GRP1_IsEnabledClock()
659 CLEAR_BIT(RCC->APB1ENR, Periphs); in LL_APB1_GRP1_DisableClock()
/loramac-node-2.7.6/src/boards/NucleoL152/cmsis/
Dsystem_stm32l1xx.c296 RCC->APB1ENR |= RCC_APB1ENR_PWREN; in SystemInit_ExtMemCtl()
299 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); in SystemInit_ExtMemCtl()
Dstm32l152xe.h450 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Ad… member
/loramac-node-2.7.6/src/boards/SKiM980A/cmsis/
Dsystem_stm32l1xx.c296 RCC->APB1ENR |= RCC_APB1ENR_PWREN; in SystemInit_ExtMemCtl()
299 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); in SystemInit_ExtMemCtl()
Dstm32l151xba.h397 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Ad… member
/loramac-node-2.7.6/src/boards/NAMote72/cmsis/
Dsystem_stm32l1xx.c296 RCC->APB1ENR |= RCC_APB1ENR_PWREN; in SystemInit_ExtMemCtl()
299 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); in SystemInit_ExtMemCtl()
Dstm32l152xc.h441 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Ad… member
/loramac-node-2.7.6/src/boards/SKiM880B/cmsis/
Dsystem_stm32l1xx.c296 RCC->APB1ENR |= RCC_APB1ENR_PWREN; in SystemInit_ExtMemCtl()
299 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); in SystemInit_ExtMemCtl()
Dstm32l151xba.h397 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Ad… member
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Src/
Dstm32l0xx_hal_rcc_ex.c642 if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN) in HAL_RCCEx_GetPeriphCLKFreq()
/loramac-node-2.7.6/src/boards/SKiM881AXL/cmsis/
Dstm32l081xx.h423 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Ad… member
/loramac-node-2.7.6/src/boards/B-L072Z-LRWAN1/cmsis/
Dstm32l072xx.h440 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Ad… member
/loramac-node-2.7.6/src/boards/NucleoL073/cmsis/
Dstm32l073xx.h454 …__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Ad… member