Home
last modified time | relevance | path

Searched refs:XSHAL_XT2000_SDRAM_REGIONS (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dsystem.h204 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000014 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dsystem.h204 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000011 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dsystem.h204 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000014 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dsystem.h221 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000101 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dsystem.h221 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000108 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dsystem.h210 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000011 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dsystem.h210 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000440 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dsystem.h221 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000440 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dsystem.h221 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000104 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dsystem.h209 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000011 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dsystem.h210 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000404 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dsystem.h225 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000104 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dsystem.h225 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000104 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dsystem.h225 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000104 /* BusInt SDRAM regions */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dsystem.h225 #define XSHAL_XT2000_SDRAM_REGIONS 0x00000104 /* BusInt SDRAM regions */ macro