Home
last modified time | relevance | path

Searched refs:XSHAL_RAM_SIZE (Results 1 – 16 of 16) sorted by relevance

/hal_xtensa-latest/include/xtensa/
Dsimboard.h47 #define XTBOARD_RAM_SIZE XSHAL_RAM_SIZE
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dsystem.h90 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dsystem.h90 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dsystem.h90 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dsystem.h106 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dsystem.h106 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dsystem.h96 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dsystem.h96 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dsystem.h106 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dsystem.h106 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dsystem.h99 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dsystem.h96 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dsystem.h110 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dsystem.h110 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dsystem.h110 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dsystem.h110 #define XSHAL_RAM_SIZE XSHAL_RAM_PSIZE macro