Home
last modified time | relevance | path

Searched refs:XCHAL_NMI_INTERRUPT (Results 1 – 14 of 14) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h329 #define XCHAL_NMI_INTERRUPT 14 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h429 #define XCHAL_NMI_INTERRUPT 20 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h429 #define XCHAL_NMI_INTERRUPT 20 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h429 #define XCHAL_NMI_INTERRUPT 20 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h452 #define XCHAL_NMI_INTERRUPT 20 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h450 #define XCHAL_NMI_INTERRUPT 14 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h440 #define XCHAL_NMI_INTERRUPT 0 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h440 #define XCHAL_NMI_INTERRUPT 0 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h528 #define XCHAL_NMI_INTERRUPT 8 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h528 #define XCHAL_NMI_INTERRUPT 8 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h466 #define XCHAL_NMI_INTERRUPT 0 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h532 #define XCHAL_NMI_INTERRUPT 14 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h575 #define XCHAL_NMI_INTERRUPT 0 /* non-maskable interrupt */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h589 #define XCHAL_NMI_INTERRUPT 0 /* non-maskable interrupt */ macro