Home
last modified time | relevance | path

Searched refs:XCHAL_CA_WRITEBACK_RW (Results 1 – 4 of 4) sorted by relevance

/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-matmap.h126 #define XCHAL_CA_WRITEBACK_RW 0 /* cache enabled (write-back) mode (no exec) */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-matmap.h127 #define XCHAL_CA_WRITEBACK_RW 0 /* cache enabled (write-back) mode (no exec) */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-matmap.h130 #define XCHAL_CA_WRITEBACK_RW 6 /* cache enabled (write-back) mode (no exec) */ macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-matmap.h123 #define XCHAL_CA_WRITEBACK_RW 6 /* cache enabled (write-back) mode (no exec) */ macro