Home
last modified time | relevance | path

Searched refs:XCHAL_CA_WRITEBACK (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-3.7.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-matmap.h60 #define XCHAL_CA_WRITEBACK (XTHAL_MEM_WRITEBACK | XTHAL_AR_RWXrwx) macro
/hal_xtensa-3.7.0/src/hal/
Dattribute.c189 # define CA_WRITEBACK XCHAL_CA_WRITEBACK in xthal_set_region_attribute()
Dset_region_translate.c278 # define CA_WRITEBACK XCHAL_CA_WRITEBACK
/hal_xtensa-3.7.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-matmap.h116 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-matmap.h116 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 4 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-matmap.h122 #define XCHAL_CA_WRITEBACK 2 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-matmap.h121 #define XCHAL_CA_WRITEBACK 2 /* cache enabled (write-back) mode */ macro
/hal_xtensa-3.7.0/zephyr/soc/dc233c/xtensa/config/
Dcore-matmap.h115 #define XCHAL_CA_WRITEBACK 7 /* cache enabled (write-back) mode */ macro