Home
last modified time | relevance | path

Searched refs:XSHAL_XT2000_CACHEATTR_WRITETHRU (Results 1 – 12 of 12) sorted by relevance

/hal_xtensa-3.6.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dsystem.h199 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFFF21211 /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/nxp_imx8ulp/xtensa/config/
Dsystem.h216 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFFF21211 /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dsystem.h199 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF12112F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dsystem.h205 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0x1F121F21 /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/dc233c/xtensa/config/
Dsystem.h204 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0x3BCCC3BC /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dsystem.h216 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFFF1122F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/sample_controller/xtensa/config/
Dsystem.h216 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF22111F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/mimx8ml8/xtensa/config/
Dsystem.h216 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFFF2121F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dsystem.h220 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF11122F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dsystem.h220 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF11122F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dsystem.h220 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF11122F /* enable caches in write-through mode */ macro
/hal_xtensa-3.6.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dsystem.h220 #define XSHAL_XT2000_CACHEATTR_WRITETHRU 0xFF11122F /* enable caches in write-through mode */ macro