Home
last modified time | relevance | path

Searched refs:XCHAL_CP5_SA_ALIGN (Results 1 – 14 of 14) sorted by relevance

/hal_xtensa-3.6.0/zephyr/soc/dc233c/xtensa/config/
Dtie.h59 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dtie.h59 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dtie.h59 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dtie.h59 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/src/hal/
Dstate.c57 XCHAL_CP5_SA_ALIGN,
/hal_xtensa-3.6.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dtie.h59 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dtie.h57 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/mimx8ml8/xtensa/config/
Dtie.h57 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/nxp_imx8ulp/xtensa/config/
Dtie.h57 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dtie.h62 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dtie.h62 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dtie.h62 #define XCHAL_CP5_SA_ALIGN 1 macro
/hal_xtensa-3.6.0/include/xtensa/
Dxtruntime-core-state.h193 STRUCT_AFIELD_A(char,1,XCHAL_CP5_SA_ALIGN,CS_SA_,cp5,XCHAL_CP5_SA_SIZE)
/hal_xtensa-3.6.0/include/xtensa/config/
Dcore.h1307 #define XCHAL_CP5_SA_ALIGN 1 macro