| /hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/driverlib/ |
| D | timer.c | 111 TimerConfigure(uint32_t ui32Base, uint32_t ui32Config) in TimerConfigure() argument 115 ASSERT((ui32Config == TIMER_CFG_ONE_SHOT) || in TimerConfigure() 116 (ui32Config == TIMER_CFG_ONE_SHOT_UP) || in TimerConfigure() 117 (ui32Config == TIMER_CFG_PERIODIC) || in TimerConfigure() 118 (ui32Config == TIMER_CFG_PERIODIC_UP) || in TimerConfigure() 119 ((ui32Config & 0xFF000000) == TIMER_CFG_SPLIT_PAIR)); in TimerConfigure() 120 ASSERT(((ui32Config & 0xFF000000) != TIMER_CFG_SPLIT_PAIR) || in TimerConfigure() 121 ((((ui32Config & 0x000000FF) == TIMER_CFG_A_ONE_SHOT) || in TimerConfigure() 122 ((ui32Config & 0x000000FF) == TIMER_CFG_A_ONE_SHOT_UP) || in TimerConfigure() 123 ((ui32Config & 0x000000FF) == TIMER_CFG_A_PERIODIC) || in TimerConfigure() [all …]
|
| D | ioc.c | 141 uint32_t ui32Config; in IOCIOShutdownSet() local 153 ui32Config = HWREG(ui32Reg); in IOCIOShutdownSet() 154 ui32Config &= ~IOC_IOCFG0_WU_CFG_M; in IOCIOShutdownSet() 155 HWREG(ui32Reg) = ui32Config | ui32IOShutdown; in IOCIOShutdownSet() 168 uint32_t ui32Config; in IOCIOModeSet() local 183 ui32Config = HWREG(ui32Reg); in IOCIOModeSet() 184 ui32Config &= ~IOC_IOCFG0_IOMODE_M; in IOCIOModeSet() 185 HWREG(ui32Reg) = ui32Config | ui32IOMode; in IOCIOModeSet() 197 uint32_t ui32Config; in IOCIOIntSet() local 212 ui32Config = HWREG(ui32IOReg); in IOCIOIntSet() [all …]
|
| D | uart.c | 97 uint32_t ui32Baud, uint32_t ui32Config) in UARTConfigSetExpClk() argument 116 HWREG(ui32Base + UART_O_LCRH) = ui32Config; in UARTConfigSetExpClk()
|
| D | uart.h | 390 uint32_t ui32Baud, uint32_t ui32Config);
|
| D | timer.h | 324 extern void TimerConfigure(uint32_t ui32Base, uint32_t ui32Config);
|
| D | rom.h | 571 ((void (*)(uint32_t ui32Base, uint32_t ui32Config)) \ 611 ((void (*)(uint32_t ui32Base, uint32_t ui32UARTClk, uint32_t ui32Baud, uint32_t ui32Config)) \
|
| /hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/driverlib/ |
| D | timer.c | 113 TimerConfigure(uint32_t ui32Base, uint32_t ui32Config) in TimerConfigure() argument 117 ASSERT((ui32Config == TIMER_CFG_ONE_SHOT) || in TimerConfigure() 118 (ui32Config == TIMER_CFG_ONE_SHOT_UP) || in TimerConfigure() 119 (ui32Config == TIMER_CFG_PERIODIC) || in TimerConfigure() 120 (ui32Config == TIMER_CFG_PERIODIC_UP) || in TimerConfigure() 121 ((ui32Config & 0xFF000000) == TIMER_CFG_SPLIT_PAIR)); in TimerConfigure() 122 ASSERT(((ui32Config & 0xFF000000) != TIMER_CFG_SPLIT_PAIR) || in TimerConfigure() 123 ((((ui32Config & 0x000000FF) == TIMER_CFG_A_ONE_SHOT) || in TimerConfigure() 124 ((ui32Config & 0x000000FF) == TIMER_CFG_A_ONE_SHOT_UP) || in TimerConfigure() 125 ((ui32Config & 0x000000FF) == TIMER_CFG_A_PERIODIC) || in TimerConfigure() [all …]
|
| D | ioc.c | 143 uint32_t ui32Config; in IOCIOShutdownSet() local 155 ui32Config = HWREG(ui32Reg); in IOCIOShutdownSet() 156 ui32Config &= ~IOC_IOCFG0_WU_CFG_M; in IOCIOShutdownSet() 157 HWREG(ui32Reg) = ui32Config | ui32IOShutdown; in IOCIOShutdownSet() 170 uint32_t ui32Config; in IOCIOModeSet() local 185 ui32Config = HWREG(ui32Reg); in IOCIOModeSet() 186 ui32Config &= ~IOC_IOCFG0_IOMODE_M; in IOCIOModeSet() 187 HWREG(ui32Reg) = ui32Config | ui32IOMode; in IOCIOModeSet() 199 uint32_t ui32Config; in IOCIOIntSet() local 214 ui32Config = HWREG(ui32IOReg); in IOCIOIntSet() [all …]
|
| D | uart.c | 99 uint32_t ui32Baud, uint32_t ui32Config) in UARTConfigSetExpClk() argument 118 HWREG(ui32Base + UART_O_LCRH) = ui32Config; in UARTConfigSetExpClk()
|
| D | uart.h | 392 uint32_t ui32Baud, uint32_t ui32Config);
|
| D | timer.h | 326 extern void TimerConfigure(uint32_t ui32Base, uint32_t ui32Config);
|
| D | rom.h | 569 ((void (*)(uint32_t ui32Base, uint32_t ui32Config)) \ 609 ((void (*)(uint32_t ui32Base, uint32_t ui32UARTClk, uint32_t ui32Baud, uint32_t ui32Config)) \
|
| /hal_ti-latest/simplelink/source/ti/devices/cc32xx/driverlib/ |
| D | aes.c | 145 AESConfigSet(uint32_t ui32Base, uint32_t ui32Config) in AESConfigSet() argument 151 ASSERT((ui32Config & AES_CFG_DIR_ENCRYPT) || in AESConfigSet() 152 (ui32Config & AES_CFG_DIR_DECRYPT)); in AESConfigSet() 153 ASSERT((ui32Config & AES_CFG_KEY_SIZE_128BIT) || in AESConfigSet() 154 (ui32Config & AES_CFG_KEY_SIZE_192BIT) || in AESConfigSet() 155 (ui32Config & AES_CFG_KEY_SIZE_256BIT)); in AESConfigSet() 156 ASSERT((ui32Config & AES_CFG_MODE_ECB) || in AESConfigSet() 157 (ui32Config & AES_CFG_MODE_CBC) || in AESConfigSet() 158 (ui32Config & AES_CFG_MODE_CTR) || in AESConfigSet() 159 (ui32Config & AES_CFG_MODE_ICM) || in AESConfigSet() [all …]
|
| D | i2c.h | 287 extern void I2CTxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config); 289 extern void I2CRxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config); 302 uint32_t ui32Config); 303 extern void I2CSlaveFIFOEnable(uint32_t ui32Base, uint32_t ui32Config);
|
| D | i2c.c | 1602 I2CTxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config) in I2CTxFIFOConfigSet() argument 1617 HWREG(ui32Base + I2C_O_FIFOCTL) |= ui32Config; in I2CTxFIFOConfigSet() 1672 I2CRxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config) in I2CRxFIFOConfigSet() argument 1687 HWREG(ui32Base + I2C_O_FIFOCTL) |= ui32Config; in I2CRxFIFOConfigSet() 1972 I2CMasterGlitchFilterConfigSet(uint32_t ui32Base, uint32_t ui32Config) in I2CMasterGlitchFilterConfigSet() argument 1982 HWREG(ui32Base + I2C_O_MTPR) |= ui32Config; in I2CMasterGlitchFilterConfigSet() 2009 I2CSlaveFIFOEnable(uint32_t ui32Base, uint32_t ui32Config) in I2CSlaveFIFOEnable() argument 2019 HWREG(ui32Base + I2C_O_SCSR) = ui32Config | I2C_SCSR_DA; in I2CSlaveFIFOEnable()
|
| D | crc.c | 246 uint32_t ui32DataLength, uint32_t ui32Config) in CRCDataProcess() argument 259 if(ui32Config & DTHE_CRC_CTRL_SIZE) in CRCDataProcess()
|
| D | crc.h | 84 uint32_t ui32DataLength, uint32_t ui32Config);
|
| D | des.c | 95 DESConfigSet(uint32_t ui32Base, uint32_t ui32Config) in DESConfigSet() argument 105 ui32Config |= (HWREG(ui32Base + DES_O_CTRL) & DES_CTRL_CONTEXT); in DESConfigSet() 110 HWREG(ui32Base + DES_O_CTRL) = ui32Config; in DESConfigSet()
|
| D | des.h | 112 extern void DESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
|
| D | aes.h | 172 extern void AESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
|
| D | rom.h | 772 uint32_t ui32Config))ROM_I2CTABLE[2]) 783 uint32_t ui32Config))ROM_I2CTABLE[4]) 833 uint32_t ui32Config))ROM_I2CTABLE[13]) 839 uint32_t ui32Config))ROM_I2CTABLE[14]) 1802 uint32_t ui32Config))ROM_AESTABLE[0]) 1965 uint32_t ui32Config))ROM_DESTABLE[0]) 2202 uint32_t ui32Config))ROM_CRCTABLE[1])
|