Searched refs:ui32ClkConfig (Results 1 – 8 of 8) sorted by relevance
| /hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/driverlib/ |
| D | prcm.c | 260 PRCMAudioClockConfigSet(uint32_t ui32ClkConfig, uint32_t ui32SampleRate) in PRCMAudioClockConfigSet() argument
268 ASSERT(!(ui32ClkConfig & (PRCM_I2SCLKCTL_WCLK_PHASE_M | PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_M))); in PRCMAudioClockConfigSet()
308 if((ui32ClkConfig & PRCM_I2SCLKCTL_WCLK_PHASE_M) == PRCM_WCLK_SINGLE_PHASE) in PRCMAudioClockConfigSet()
321 HWREG(PRCM_BASE + PRCM_O_I2SCLKCTL) = ui32Reg | ui32ClkConfig; in PRCMAudioClockConfigSet()
330 PRCMAudioClockConfigSetOverride(uint32_t ui32ClkConfig, uint32_t ui32MstDiv, in PRCMAudioClockConfigSetOverride() argument
336 ASSERT(!(ui32ClkConfig & (PRCM_I2SCLKCTL_WCLK_PHASE_M | PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_M))); in PRCMAudioClockConfigSetOverride()
343 if((ui32ClkConfig & PRCM_I2SCLKCTL_WCLK_PHASE_M) == PRCM_WCLK_SINGLE_PHASE) in PRCMAudioClockConfigSetOverride()
356 HWREG(PRCM_BASE + PRCM_O_I2SCLKCTL) = ui32Reg | ui32ClkConfig; in PRCMAudioClockConfigSetOverride()
|
| D | prcm.h | 470 extern void PRCMAudioClockConfigSet(uint32_t ui32ClkConfig,
502 extern void PRCMAudioClockConfigSetOverride(uint32_t ui32ClkConfig, uint32_t ui32MstDiv,
|
| D | i2s.h | 455 I2SClockConfigure(uint32_t ui32Base, uint32_t ui32ClkConfig) in I2SClockConfigure() argument
461 HWREG(I2S0_BASE + I2S_O_AIFWCLKSRC) = ui32ClkConfig & in I2SClockConfigure()
|
| D | rom.h | 495 ((void (*)(uint32_t ui32ClkConfig, uint32_t ui32SampleRate)) \
535 …((void (*)(uint32_t ui32ClkConfig, uint32_t ui32MstDiv, uint32_t ui32BitDiv, uint32_t ui32WordDiv)…
|
| /hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/driverlib/ |
| D | prcm.c | 258 PRCMAudioClockConfigSet(uint32_t ui32ClkConfig, uint32_t ui32SampleRate) in PRCMAudioClockConfigSet() argument
266 ASSERT(!(ui32ClkConfig & (PRCM_I2SCLKCTL_WCLK_PHASE_M | PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_M))); in PRCMAudioClockConfigSet()
306 if((ui32ClkConfig & PRCM_I2SCLKCTL_WCLK_PHASE_M) == PRCM_WCLK_SINGLE_PHASE) in PRCMAudioClockConfigSet()
319 HWREG(PRCM_BASE + NONSECURE_OFFSET + PRCM_O_I2SCLKCTL) = ui32Reg | ui32ClkConfig; in PRCMAudioClockConfigSet()
328 PRCMAudioClockConfigSetOverride(uint32_t ui32ClkConfig, uint32_t ui32MstDiv, in PRCMAudioClockConfigSetOverride() argument
334 ASSERT(!(ui32ClkConfig & (PRCM_I2SCLKCTL_WCLK_PHASE_M | PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_M))); in PRCMAudioClockConfigSetOverride()
341 if((ui32ClkConfig & PRCM_I2SCLKCTL_WCLK_PHASE_M) == PRCM_WCLK_SINGLE_PHASE) in PRCMAudioClockConfigSetOverride()
354 HWREG(PRCM_BASE + NONSECURE_OFFSET + PRCM_O_I2SCLKCTL) = ui32Reg | ui32ClkConfig; in PRCMAudioClockConfigSetOverride()
|
| D | prcm.h | 469 extern void PRCMAudioClockConfigSet(uint32_t ui32ClkConfig,
501 extern void PRCMAudioClockConfigSetOverride(uint32_t ui32ClkConfig, uint32_t ui32MstDiv,
|
| D | i2s.h | 453 I2SClockConfigure(uint32_t ui32Base, uint32_t ui32ClkConfig) in I2SClockConfigure() argument
459 HWREG(I2S0_BASE + I2S_O_AIFWCLKSRC) = ui32ClkConfig & in I2SClockConfigure()
|
| D | rom.h | 497 ((void (*)(uint32_t ui32ClkConfig, uint32_t ui32SampleRate)) \
537 …((void (*)(uint32_t ui32ClkConfig, uint32_t ui32MstDiv, uint32_t ui32BitDiv, uint32_t ui32WordDiv)…
|
