Home
last modified time | relevance | path

Searched refs:RFC_DBELL_BASE (Results 1 – 7 of 7) sorted by relevance

/hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/driverlib/
Drfc.h175 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIFG) = ~ui32Mask; in RFCCpeIntClear()
188 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIFG) = ~ui32Mask; in RFCHwIntClear()
201 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEISL) &= ~ui32Mask; in RFCCpe0IntSelect()
214 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEISL) |= ui32Mask; in RFCCpe1IntSelect()
227 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIEN) |= ui32Mask; in RFCCpeIntEnable()
278 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) |= ui32Mask; in RFCHwIntEnable()
291 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIEN) &= ~ui32Mask; in RFCCpeIntDisable()
304 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) &= ~ui32Mask; in RFCHwIntDisable()
325 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG) = 0x0; in RFCAckIntClear()
Drfc.c78 uint32_t ui32Ifg = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIFG) & ui32Mask; in RFCCpeIntGetAndClear()
97 while(HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDR) != 0); in RFCDoorbellSendTo()
101 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDR) = pOp; in RFCDoorbellSendTo()
104 while(!HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG)); in RFCDoorbellSendTo()
108 return(HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDSTA)); in RFCDoorbellSendTo()
260 uint32_t ui32Ifg = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIFG) & ui32Mask; in RFCHwIntGetAndClear()
/hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/driverlib/
Drfc.h176 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIFG) = ~ui32Mask; in RFCCpeIntClear()
189 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIFG) = ~ui32Mask; in RFCHwIntClear()
202 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEISL) &= ~ui32Mask; in RFCCpe0IntSelect()
215 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEISL) |= ui32Mask; in RFCCpe1IntSelect()
228 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIEN) |= ui32Mask; in RFCCpeIntEnable()
279 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) |= ui32Mask; in RFCHwIntEnable()
292 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIEN) &= ~ui32Mask; in RFCCpeIntDisable()
305 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) &= ~ui32Mask; in RFCHwIntDisable()
326 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG) = 0x0; in RFCAckIntClear()
Drfc.c78 uint32_t ui32Ifg = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFCPEIFG) & ui32Mask; in RFCCpeIntGetAndClear()
97 while(HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDR) != 0); in RFCDoorbellSendTo()
101 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDR) = pOp; in RFCDoorbellSendTo()
104 while(!HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG)); in RFCDoorbellSendTo()
108 return(HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDSTA)); in RFCDoorbellSendTo()
260 uint32_t ui32Ifg = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIFG) & ui32Mask; in RFCHwIntGetAndClear()
/hal_ti-latest/simplelink/source/ti/devices/cc13x2x7_cc26x2x7/inc/
Dhw_memmap.h73 #define RFC_DBELL_BASE 0x40041000 // RFC_DBELL macro
/hal_ti-latest/simplelink/source/ti/devices/cc13x2_cc26x2/inc/
Dhw_memmap.h73 #define RFC_DBELL_BASE 0x40041000 // RFC_DBELL macro
/hal_ti-latest/simplelink/source/ti/drivers/rf/
DRFCC26X2_multiMode.c1340 while (!HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG)); in RF_dbellSyncOnAck()
1341 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG) = 0; in RF_dbellSyncOnAck()
1355 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFACKIFG) = 0; in RF_dbellSubmitCmdAsync()
1356 HWREG(RFC_DBELL_BASE + RFC_DBELL_O_CMDR) = rawCmd; in RF_dbellSubmitCmdAsync()
2304 uint32_t rfchwien = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) & RF_HW_INT_CPE_MASK; in RF_hwiHw()
2305 uint32_t rathwien = HWREG(RFC_DBELL_BASE + RFC_DBELL_O_RFHWIEN) & RF_HW_INT_RAT_CH_MASK; in RF_hwiHw()