Home
last modified time | relevance | path

Searched refs:HWREG8 (Results 1 – 11 of 11) sorted by relevance

/hal_ti-latest/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p401m_classic.h252 #define P1IN (HWREG8(0x40004C00)) /*!< Port 1 Input …
253 #define P2IN (HWREG8(0x40004C01)) /*!< Port 2 Input …
254 #define P2OUT (HWREG8(0x40004C03)) /*!< Port 2 Output…
255 #define P1OUT (HWREG8(0x40004C02)) /*!< Port 1 Output…
256 #define P1DIR (HWREG8(0x40004C04)) /*!< Port 1 Direct…
257 #define P2DIR (HWREG8(0x40004C05)) /*!< Port 2 Direct…
258 #define P1REN (HWREG8(0x40004C06)) /*!< Port 1 Resist…
259 #define P2REN (HWREG8(0x40004C07)) /*!< Port 2 Resist…
260 #define P1DS (HWREG8(0x40004C08)) /*!< Port 1 Drive …
261 #define P2DS (HWREG8(0x40004C09)) /*!< Port 2 Drive …
[all …]
Dmsp432p401r_classic.h252 #define P1IN (HWREG8(0x40004C00)) /*!< Port 1 Input …
253 #define P2IN (HWREG8(0x40004C01)) /*!< Port 2 Input …
254 #define P2OUT (HWREG8(0x40004C03)) /*!< Port 2 Output…
255 #define P1OUT (HWREG8(0x40004C02)) /*!< Port 1 Output…
256 #define P1DIR (HWREG8(0x40004C04)) /*!< Port 1 Direct…
257 #define P2DIR (HWREG8(0x40004C05)) /*!< Port 2 Direct…
258 #define P1REN (HWREG8(0x40004C06)) /*!< Port 1 Resist…
259 #define P2REN (HWREG8(0x40004C07)) /*!< Port 2 Resist…
260 #define P1DS (HWREG8(0x40004C08)) /*!< Port 1 Drive …
261 #define P2DS (HWREG8(0x40004C09)) /*!< Port 2 Drive …
[all …]
Dmsp_compatibility.h40 #define HWREG8(x) (*((volatile uint8_t *)(x))) macro
52 #define HWREGBIT8(x, b) (HWREG8(((uint32_t)(x) & 0xF0000000) | 0x02000000 | (((uint32_t)(x) & 0x0…
/hal_ti-latest/simplelink/source/ti/devices/msp432p4xx/driverlib/
Dcrc32.c55 HWREG8(&(CRC32->DI16)) = dataIn; in CRC32_set8BitData()
57 HWREG8(&(CRC32->DI32)) = dataIn; in CRC32_set8BitData()
85 HWREG8(&(CRC32->DIRB16)) = dataIn; in CRC32_set8BitDataReversed()
87 HWREG8(&(CRC32->DIRB32)) = dataIn; in CRC32_set8BitDataReversed()
Dgpio.c278 return (HWREG8(baseAddr + OFS_LIB_P1IE) & pendingInts); in GPIO_getEnabledInterruptStatus()
284 return (HWREG8(baseAddr + OFS_LIB_P2IE) & pendingInts); in GPIO_getEnabledInterruptStatus()
300 HWREG8(baseAddr + OFS_LIB_PADS) |= selectedPins; in GPIO_setDriveStrengthHigh()
311 HWREG8(baseAddr + OFS_LIB_PADS) &= ~selectedPins; in GPIO_setDriveStrengthLow()
Drtc_c.c151 HWREG8(&RTC_C->PS0CTL) &= ~(RTC_C_PS0CTL_RT0IP_7); in RTC_C_definePrescaleEvent()
152 HWREG8(&RTC_C->PS0CTL) |= prescaleEventDivider; in RTC_C_definePrescaleEvent()
156 HWREG8(&RTC_C->PS1CTL) &= ~(RTC_C_PS0CTL_RT0IP_7); in RTC_C_definePrescaleEvent()
157 HWREG8(&RTC_C->PS1CTL) |= prescaleEventDivider; in RTC_C_definePrescaleEvent()
Dpmap.c55 HWREG8(PMAP_BASE + i + pxMAPy) = portMapping[i]; in PMAP_configurePorts()
Ddriverlib.h86 #define HWREG8(x) (*((volatile uint8_t *)(x))) macro
Dlcd_f.c189 HWREG8(LCD_F_BASE + OFS_LCDM0W + pin) |= com; in LCD_F_setPinAsCOM()
190 HWREG8(LCD_F_BASE + OFS_LCDBM0W + pin) |= com; in LCD_F_setPinAsCOM()
Dflash.c166 data = HWREG8(src); in _FlashCtl_Program8()
174 HWREG8(dest) = data; in _FlashCtl_Program8()
605 if (HWREG8(addr++) != ((uint8_t) memoryPattern)) in FlashCtl_verifyMemory()
682 if (HWREG8(addr++) != ((uint8_t) memoryPattern)) in FlashCtl_verifyMemory()
1296 data = ~(~(data) & HWREG8(addr)); in __FlashCtl_remaskData8Post()
1333 data |= ~(HWREG8(addr) | data); in __FlashCtl_remaskData8Pre()
Dflash_a.c132 data = HWREG8(src); in _FlashCtl_A_Program8()
140 HWREG8(dest) = data; in _FlashCtl_A_Program8()
777 if (HWREG8(addr++) != ((uint8_t) memoryPattern)) in FlashCtl_A_verifyMemory()
854 if (HWREG8(addr++) != ((uint8_t) memoryPattern)) in FlashCtl_A_verifyMemory()
1508 data = ~(~(data) & HWREG8(addr)); in __FlashCtl_A_remaskData8Post()
1543 data |= ~(HWREG8(addr) | data); in __FlashCtl_A_remaskData8Pre()