Home
last modified time | relevance | path

Searched refs:APPS_CONFIG_BASE (Results 1 – 9 of 9) sorted by relevance

/hal_ti-2.7.6/simplelink/source/ti/devices/cc32xx/driverlib/
Dcamera.c394 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR) = ((1<<8)); in CameraIntEnable()
425 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) = ((1<<8)); in CameraIntDisable()
459 if(HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_STS_MASKED) & (1<<8)) in CameraIntStatus()
492 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) = ((1<<8)); in CameraIntClear()
Dspi.c1216 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR) = ulDmaMsk; in SPIIntEnable()
1225 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR) = ulDmaMsk; in SPIIntEnable()
1263 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) = ulDmaMsk; in SPIIntDisable()
1272 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) = ulDmaMsk; in SPIIntDisable()
1324 ulIntStat = HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_STS_MASKED); in SPIIntStatus()
1328 ulIntStat = HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_STS_RAW); in SPIIntStatus()
1381 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) = ulDmaMsk; in SPIIntClear()
1390 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) = ulDmaMsk; in SPIIntClear()
Dsdhost.c456 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR) = in SDHostIntEnable()
488 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) = in SDHostIntDisable()
516 ulIntStatus = HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_STS_RAW); in SDHostIntStatus()
550 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) = in SDHostIntClear()
Dadc.c277 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR) = ulDmaMsk; in ADCIntEnable()
327 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) = ulDmaMsk; in ADCIntDisable()
370 ulIntStatus = HWREG(APPS_CONFIG_BASE + in ADCIntStatus()
422 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) = ulDmaMsk; in ADCIntClear()
Di2s.c759 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR ) in I2SIntEnable()
795 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_SET) in I2SIntDisable()
847 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_STS_RAW) << 20; in I2SIntStatus()
889 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_ACK) in I2SIntClear()
/hal_ti-2.7.6/simplelink/source/ti/devices/cc32xx/inc/
Dhw_memmap.h70 #define APPS_CONFIG_BASE 0x44026000 macro
/hal_ti-2.7.6/simplelink/source/ti/drivers/capture/
DCaptureCC32XX.c391 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_GPT_TRIG_SEL) = 0xFF; in initHw()
/hal_ti-2.7.6/simplelink/source/ti/drivers/pwm/
DPWMTimerCC32XX.c283 HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_GPT_TRIG_SEL) = 0xFF; in initHw()
/hal_ti-2.7.6/simplelink/source/ti/drivers/i2s/
DI2SCC32XX.c386 …HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR ) |= (((I2S_INT_RDMA | I2S_INT_ROVRN … in I2S_startRead()
433 …HWREG(APPS_CONFIG_BASE + APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR ) |= (((I2S_INT_XDMA | I2S_INT_XLAST … in I2S_startWrite()