Home
last modified time | relevance | path

Searched refs:wptr (Results 1 – 6 of 6) sorted by relevance

/hal_telink-latest/tlsr9/ble/common/
Dutility.c90 f->wptr = 0; in my_fifo_init()
97 if (((f->wptr - f->rptr) & 255) < f->num) in my_fifo_wptr()
99 return f->p + (f->wptr & (f->num-1)) * f->size; in my_fifo_wptr()
106 if (((f->wptr - f->rptr) & 255) < f->num - 3) //keep 3 fifo left for others evt in my_fifo_wptr_v2()
108 return f->p + (f->wptr & (f->num-1)) * f->size; in my_fifo_wptr_v2()
115 f->wptr++; in my_fifo_next()
120 if (((f->wptr - f->rptr) & 255) >= f->num) in my_fifo_push()
129 u8 *pd = f->p + (f->wptr++ & (f->num-1)) * f->size; in my_fifo_push()
143 if (f->rptr != f->wptr) in my_fifo_get()
Dutility.h164 u8 wptr; member
/hal_telink-latest/tlsr9/ble/vendor/controller/
Db91_bt.c70 if (bltHci_txfifo.wptr == bltHci_txfifo.rptr) { in b91_bt_hci_tx_handler()
96 if (bltHci_rxfifo.wptr == bltHci_rxfifo.rptr) { in b91_bt_hci_rx_handler()
174 u8 *p = bltHci_rxfifo.p + (bltHci_rxfifo.wptr & bltHci_rxfifo.mask) * bltHci_rxfifo.size; in b91_bt_host_send_packet()
177 bltHci_rxfifo.wptr++; in b91_bt_host_send_packet()
/hal_telink-latest/tlsr9/common/
Dfifo.h33 unsigned char wptr; member
/hal_telink-latest/tlsr9/ble/stack/ble/hci/
Dhci.h62 u8 wptr; member
/hal_telink-latest/tlsr9/drivers/B91/
Drf.h531 static inline void rf_set_tx_wptr(unsigned char pipe_id,unsigned char wptr) in rf_set_tx_wptr() argument
533 reg_rf_dma_tx_wptr(pipe_id) = wptr; in rf_set_tx_wptr()