Home
last modified time | relevance | path

Searched refs:sys_clk (Results 1 – 5 of 5) sorted by relevance

/hal_telink-latest/tlsr9/drivers/B91/
Dclock.c49 sys_clk_t sys_clk = { variable
290 sys_clk.pll_clk = (pll >> 8); in clock_init()
293 write_reg8(0x1401fb, sys_clk.pll_clk/48); in clock_init()
313 sys_clk.mspi_clk = sys_clk.pll_clk / mspi_clk_div; in clock_init()
340 sys_clk.cclk = sys_clk.pll_clk / cclk_div; in clock_init()
344 sys_clk.cclk = sys_clk.pll_clk; in clock_init()
348 sys_clk.cclk = 24; in clock_init()
353 sys_clk.hclk = sys_clk.cclk/hclk_div; in clock_init()
354 sys_clk.pclk = sys_clk.hclk / pclk_div; in clock_init()
356 sys_clk.mspi_clk = sys_clk.cclk; in clock_init()
Dwatchdog.h82 tmp_period_ms=period_ms*sys_clk.pclk*1000; in wd_set_interval_ms()
Dclock.h183 extern sys_clk_t sys_clk;
Daudio.c564 i2c_set_master_clk((unsigned char)(sys_clk.pclk*1000*1000/(4*200000)));//set i2c frequency 200K. in audio_i2c_init()
1094 pwm_set_clk((unsigned char) (sys_clk.pclk*1000*1000/24000000-1));//set pwm clk equal pclk 24M in pwm_set()
/hal_telink-latest/tlsr9/drivers/B91/ext_driver/
Dext_misc.h161 return sys_clk.cclk; in clock_get_system_clk()