Home
last modified time | relevance | path

Searched refs:__PLLI2SR__ (Results 1 – 6 of 6) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h698 #define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUT… argument
699 ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))
Dstm32f2xx_hal_rcc.h1662 …LI2S_CONFIG(__PLLI2SN__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << POSITION_VAL(RCC_PLLI2S… argument
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc_ex.h5922 #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__) … argument
5927 ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
5953 #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) \ argument
5957 ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
5974 #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__) … argument
5976 ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
6000 #define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((… argument
6002 … ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
6023 #define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((… argument
6025 … ((__PLLI2SR__) << 28U))
Dstm32f4xx_ll_rcc.h2758 #define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUT… argument
2759 ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc_ex.h2673 #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) \ argument
2676 ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))
2716 #define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__) \ argument
2720 ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))
Dstm32f7xx_ll_rcc.h1874 #define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUT… argument
1875 ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))