Home
last modified time | relevance | path

Searched refs:VREFBUF_CSR_VRS_OUT3_Pos (Results 1 – 25 of 50) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h3912 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3913 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7b0xx.h4047 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4048 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7b0xxq.h4048 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4049 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7a3xxq.h3913 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3914 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7b3xx.h4047 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4048 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7b3xxq.h4048 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4049 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h730xxq.h4282 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4283 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h733xx.h4281 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4282 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h725xx.h4147 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4148 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h730xx.h4281 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4282 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h735xx.h4282 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4283 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h742xx.h3934 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3935 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h723xx.h4146 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4147 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h750xx.h4105 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4106 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h753xx.h4105 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4106 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h745xx.h4136 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4137 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h745xg.h4136 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4137 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h743xx.h4029 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4030 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h755xx.h4212 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4213 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h757xx.h4295 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4296 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h747xg.h4219 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
4220 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h3607 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3608 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7s7xx.h3852 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3853 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7s3xx.h3773 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3774 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */
Dstm32h7r7xx.h3684 #define VREFBUF_CSR_VRS_OUT3_Pos (5U) macro
3685 #define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos) /*!< 0x00000020 */

12