Searched refs:SPI_SR_OVR_Pos (Results 1 – 25 of 278) sorted by relevance
12345678910>>...12
4395 #define SPI_SR_OVR_Pos (6U) macro4396 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4457 #define SPI_SR_OVR_Pos (6U) macro4458 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4862 #define SPI_SR_OVR_Pos (6U) macro4863 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
5514 #define SPI_SR_OVR_Pos (6U) macro5515 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
5376 #define SPI_SR_OVR_Pos (6U) macro5377 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
5462 #define SPI_SR_OVR_Pos (6U) macro5463 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
5388 #define SPI_SR_OVR_Pos (6U) macro5389 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
3857 #define SPI_SR_OVR_Pos (6U) macro3858 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
3901 #define SPI_SR_OVR_Pos (6U) macro3902 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
3937 #define SPI_SR_OVR_Pos (6U) macro3938 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4018 #define SPI_SR_OVR_Pos (6U) macro4019 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4227 #define SPI_SR_OVR_Pos (6U) macro4228 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
3990 #define SPI_SR_OVR_Pos (6U) macro3991 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4095 #define SPI_SR_OVR_Pos (6U) macro4096 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4763 #define SPI_SR_OVR_Pos (6U) macro4764 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4438 #define SPI_SR_OVR_Pos (6U) macro4439 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4486 #define SPI_SR_OVR_Pos (6U) macro4487 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4503 #define SPI_SR_OVR_Pos (6U) macro4504 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4640 #define SPI_SR_OVR_Pos (6U) macro4641 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4626 #define SPI_SR_OVR_Pos (6U) macro4627 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4735 #define SPI_SR_OVR_Pos (6U) macro4736 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4394 #define SPI_SR_OVR_Pos (6U) macro4395 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4446 #define SPI_SR_OVR_Pos (6U) macro4447 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
5006 #define SPI_SR_OVR_Pos (6U) macro5007 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
4869 #define SPI_SR_OVR_Pos (6U) macro4870 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
