Home
last modified time | relevance | path

Searched refs:SPI_IFCR_TXTFC_Pos (Results 1 – 25 of 77) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h7477 #define SPI_IFCR_TXTFC_Pos (4U) macro
7478 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32wba52xx.h11480 #define SPI_IFCR_TXTFC_Pos (4U) macro
11481 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32wba54xx.h12188 #define SPI_IFCR_TXTFC_Pos (4U) macro
12189 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32wba5mxx.h12206 #define SPI_IFCR_TXTFC_Pos (4U) macro
12207 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32wba55xx.h12206 #define SPI_IFCR_TXTFC_Pos (4U) macro
12207 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h12694 #define SPI_IFCR_TXTFC_Pos (4U) macro
12695 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32h523xx.h18680 #define SPI_IFCR_TXTFC_Pos (4U) macro
18681 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32h562xx.h20224 #define SPI_IFCR_TXTFC_Pos (4U) macro
20225 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32h533xx.h19273 #define SPI_IFCR_TXTFC_Pos (4U) macro
19274 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h16995 #define SPI_IFCR_TXTFC_Pos (4U) macro
16996 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h7b0xx.h17475 #define SPI_IFCR_TXTFC_Pos (4U) macro
17476 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h7b0xxq.h17487 #define SPI_IFCR_TXTFC_Pos (4U) macro
17488 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h7a3xxq.h17007 #define SPI_IFCR_TXTFC_Pos (4U) macro
17008 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h7b3xx.h17482 #define SPI_IFCR_TXTFC_Pos (4U) macro
17483 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h7b3xxq.h17494 #define SPI_IFCR_TXTFC_Pos (4U) macro
17495 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h730xxq.h19061 #define SPI_IFCR_TXTFC_Pos (4U) macro
19062 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h733xx.h19049 #define SPI_IFCR_TXTFC_Pos (4U) macro
19050 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h725xx.h18574 #define SPI_IFCR_TXTFC_Pos (4U) macro
18575 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h730xx.h19049 #define SPI_IFCR_TXTFC_Pos (4U) macro
19050 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
Dstm32h735xx.h19061 #define SPI_IFCR_TXTFC_Pos (4U) macro
19062 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h20811 #define SPI_IFCR_TXTFC_Pos (4U) macro
20812 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32u535xx.h20215 #define SPI_IFCR_TXTFC_Pos (4U) macro
20216 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32u575xx.h23350 #define SPI_IFCR_TXTFC_Pos (4U) macro
23351 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h18718 #define SPI_IFCR_TXTFC_Pos (4U) macro
18719 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…
Dstm32h7s7xx.h20033 #define SPI_IFCR_TXTFC_Pos (4U) macro
20034 #define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos) /*!< 0x00000010…

1234