Home
last modified time | relevance | path

Searched refs:SPI_I2SPR_MCKOE (Results 1 – 25 of 159) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_spi.h1300 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1590 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1601 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1612 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32l0xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_spi.h1314 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1604 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1615 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1626 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32f2xx_hal_i2s.h220 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_spi.h1270 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1560 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1571 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1582 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32f1xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_spi.h1299 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1589 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1600 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1611 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_spi.h1307 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1597 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1608 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1619 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32l1xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_spi.h1558 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1848 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1859 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1870 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32f0xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_spi.h1557 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1847 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1858 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1869 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32f7xx_hal_i2s.h220 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_spi.h1558 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1848 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1859 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1870 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32g0xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_spi.h1558 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1848 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1859 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1870 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32c0xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32wb0x/drivers/include/
Dstm32wb0x_ll_spi.h1557 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1847 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1858 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1869 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32wb0x_hal_i2s.h217 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_spi.h1558 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1848 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1859 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1870 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32f3xx_hal_i2s.h226 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_spi.h1557 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1847 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1858 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1869 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32wlxx_hal_i2s.h217 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_spi.h1573 #define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is en…
1863 SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_EnableMasterClock()
1874 CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); in LL_I2S_DisableMasterClock()
1885 return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); in LL_I2S_IsEnabledMasterClock()
Dstm32g4xx_hal_i2s.h218 #define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE)

1234567