Home
last modified time | relevance | path

Searched refs:SPI_CR2_TSIZE_Pos (Results 1 – 25 of 77) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h7279 #define SPI_CR2_TSIZE_Pos (0U) macro
7280 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32wba52xx.h11282 #define SPI_CR2_TSIZE_Pos (0U) macro
11283 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32wba54xx.h11990 #define SPI_CR2_TSIZE_Pos (0U) macro
11991 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32wba5mxx.h12008 #define SPI_CR2_TSIZE_Pos (0U) macro
12009 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32wba55xx.h12008 #define SPI_CR2_TSIZE_Pos (0U) macro
12009 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h12496 #define SPI_CR2_TSIZE_Pos (0U) macro
12497 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32h523xx.h18482 #define SPI_CR2_TSIZE_Pos (0U) macro
18483 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32h562xx.h20026 #define SPI_CR2_TSIZE_Pos (0U) macro
20027 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32h533xx.h19075 #define SPI_CR2_TSIZE_Pos (0U) macro
19076 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h16778 #define SPI_CR2_TSIZE_Pos (0U) macro
16779 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xx.h17258 #define SPI_CR2_TSIZE_Pos (0U) macro
17259 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xxq.h17270 #define SPI_CR2_TSIZE_Pos (0U) macro
17271 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h7a3xxq.h16790 #define SPI_CR2_TSIZE_Pos (0U) macro
16791 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h7b3xx.h17265 #define SPI_CR2_TSIZE_Pos (0U) macro
17266 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h7b3xxq.h17277 #define SPI_CR2_TSIZE_Pos (0U) macro
17278 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h730xxq.h18844 #define SPI_CR2_TSIZE_Pos (0U) macro
18845 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h733xx.h18832 #define SPI_CR2_TSIZE_Pos (0U) macro
18833 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h725xx.h18357 #define SPI_CR2_TSIZE_Pos (0U) macro
18358 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h730xx.h18832 #define SPI_CR2_TSIZE_Pos (0U) macro
18833 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
Dstm32h735xx.h18844 #define SPI_CR2_TSIZE_Pos (0U) macro
18845 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h20613 #define SPI_CR2_TSIZE_Pos (0U) macro
20614 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32u535xx.h20017 #define SPI_CR2_TSIZE_Pos (0U) macro
20018 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32u575xx.h23152 #define SPI_CR2_TSIZE_Pos (0U) macro
23153 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h18517 #define SPI_CR2_TSIZE_Pos (0U) macro
18518 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…
Dstm32h7s7xx.h19832 #define SPI_CR2_TSIZE_Pos (0U) macro
19833 #define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos) /*!< 0x0000FFFF…

1234