Home
last modified time | relevance | path

Searched refs:SDMMC_ICR_BUSYD0ENDC_Pos (Results 1 – 25 of 81) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h17561 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
17562 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l562xx.h18332 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
18333 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h10661 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
10662 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
Dstm32h562xx.h11387 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
11388 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
Dstm32h533xx.h11070 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
11071 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r5xx.h14477 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
14478 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l4r7xx.h14976 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
14977 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l4s5xx.h14824 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
14825 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l4s7xx.h15323 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
15324 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l4p5xx.h15461 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
15462 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32l4q5xx.h15972 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
15973 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h16551 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
16552 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h7b0xx.h17031 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
17032 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h7b0xxq.h17043 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
17044 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h7a3xxq.h16563 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
16564 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h7b3xx.h17038 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
17039 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h7b3xxq.h17050 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
17051 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h730xxq.h18617 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
18618 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h733xx.h18605 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
18606 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
Dstm32h725xx.h18130 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
18131 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h11752 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
11753 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
Dstm32u535xx.h11352 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
11353 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
Dstm32u575xx.h12387 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
12388 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x00200000…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h18137 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
18138 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x…
Dstm32h7s7xx.h19452 #define SDMMC_ICR_BUSYD0ENDC_Pos (21U) macro
19453 #define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos) /*!< 0x…

1234