Home
last modified time | relevance | path

Searched refs:SDMMC_CMD_WAITPEND_Pos (Results 1 – 25 of 108) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h11348 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11349 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f722xx.h11326 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11327 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f730xx.h11571 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11572 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f733xx.h11571 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11572 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f732xx.h11549 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11550 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f750xx.h13063 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13064 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f745xx.h12422 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12423 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f756xx.h13063 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13064 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f746xx.h12770 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12771 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f765xx.h12990 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12991 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f777xx.h13677 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13678 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32f767xx.h13384 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13385 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l433xx.h11569 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11570 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l451xx.h11624 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11625 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l431xx.h11340 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11341 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l443xx.h11794 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11795 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l471xx.h12612 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12613 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l452xx.h11702 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11703 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l462xx.h11927 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
11928 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l475xx.h12776 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12777 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l476xx.h12933 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
12934 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l486xx.h13152 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13153 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l485xx.h13001 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
13002 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l4a6xx.h14347 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
14348 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
Dstm32l496xx.h14007 #define SDMMC_CMD_WAITPEND_Pos (9U) macro
14008 #define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */

12345