Home
last modified time | relevance | path

Searched refs:RTC_TAFCR_TAMP1INSEL_Pos (Results 1 – 25 of 27) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h5417 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5418 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f410rx.h5421 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5422 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f410tx.h5377 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5378 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f401xc.h5094 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5095 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f401xe.h5094 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5095 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f411xe.h5125 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
5126 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f405xx.h10579 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10580 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f412cx.h9734 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
9735 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f415xx.h10864 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10865 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f423xx.h11262 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
11263 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f407xx.h10915 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10916 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f412zx.h10732 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10733 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f412rx.h10699 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10700 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f412vx.h10710 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10711 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f413xx.h11112 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
11113 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f427xx.h11799 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
11800 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f446xx.h11671 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
11672 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f417xx.h11197 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
11198 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f429xx.h12155 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
12156 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f439xx.h12449 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
12450 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f437xx.h12101 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
12102 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h10366 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10367 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f205xx.h10111 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10112 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f207xx.h10446 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10447 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
Dstm32f217xx.h10701 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) macro
10702 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */

12