/hal_stm32-latest/stm32cube/stm32mp1xx/soc/ |
D | stm32mp151dxx_ca7.h | 29034 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29035 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29037 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29038 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29039 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29040 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151fxx_cm4.h | 29197 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29198 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29200 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29201 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29202 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29203 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151axx_ca7.h | 29034 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29035 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29037 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29038 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29039 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29040 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151axx_cm4.h | 29000 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29001 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29003 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29004 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29005 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29006 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151dxx_cm4.h | 29000 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29001 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29003 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29004 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29005 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29006 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151cxx_ca7.h | 29231 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29232 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29234 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29235 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29236 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29237 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151cxx_cm4.h | 29197 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29198 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29200 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29201 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29202 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29203 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp151fxx_ca7.h | 29231 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 29232 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 29234 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 29235 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 29236 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 29237 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153axx_ca7.h | 30585 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30586 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30588 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30589 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30590 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30591 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153axx_cm4.h | 30551 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30552 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30554 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30555 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30556 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30557 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153cxx_ca7.h | 30782 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30783 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30785 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30786 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30787 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30788 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153cxx_cm4.h | 30748 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30749 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30751 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30752 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30753 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30754 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153dxx_ca7.h | 30585 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30586 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30588 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30589 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30590 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30591 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153dxx_cm4.h | 30551 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30552 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30554 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30555 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30556 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30557 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153fxx_ca7.h | 30782 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30783 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30785 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30786 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30787 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30788 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp153fxx_cm4.h | 30748 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 30749 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 30751 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 30752 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 30753 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 30754 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157axx_ca7.h | 31808 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31809 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31811 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31812 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31813 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31814 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157axx_cm4.h | 31774 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31775 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31777 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31778 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31779 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31780 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157cxx_ca7.h | 32005 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 32006 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 32008 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 32009 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 32010 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 32011 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157cxx_cm4.h | 31971 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31972 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31974 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31975 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31976 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31977 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157dxx_ca7.h | 31808 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31809 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31811 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31812 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31813 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31814 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157dxx_cm4.h | 31774 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31775 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31777 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31778 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31779 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31780 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157fxx_ca7.h | 32005 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 32006 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 32008 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 32009 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 32010 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 32011 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|
D | stm32mp157fxx_cm4.h | 31971 #define RTC_HWCFGR_WAKEUP_Pos (4U) macro 31972 #define RTC_HWCFGR_WAKEUP_Msk (0xFUL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x000000F0 */ 31974 #define RTC_HWCFGR_WAKEUP_0 (0x1UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000010 */ 31975 #define RTC_HWCFGR_WAKEUP_1 (0x2UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000020 */ 31976 #define RTC_HWCFGR_WAKEUP_2 (0x4UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000040 */ 31977 #define RTC_HWCFGR_WAKEUP_3 (0x8UL << RTC_HWCFGR_WAKEUP_Pos) /*!< 0x00000080 */
|