Home
last modified time | relevance | path

Searched refs:RISAF_REGx_CFGR_SEC_Pos (Results 1 – 5 of 5) sorted by relevance

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_rif.c588 RISAFx->REG[Region].CFGR = (pConfig->Filtering | (pConfig->Secure << RISAF_REGx_CFGR_SEC_Pos) in HAL_RIF_RISAF_ConfigBaseRegion()
633 pConfig->Secure = ((cfgr_reg & RISAF_REGx_CFGR_SEC) >> RISAF_REGx_CFGR_SEC_Pos); in HAL_RIF_RISAF_GetConfigBaseRegion()
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h32096 #define RISAF_REGx_CFGR_SEC_Pos (8U) macro
32097 #define RISAF_REGx_CFGR_SEC_Msk (0x1UL << RISAF_REGx_CFGR_SEC_Pos) /*!< …
Dstm32n657xx.h33461 #define RISAF_REGx_CFGR_SEC_Pos (8U) macro
33462 #define RISAF_REGx_CFGR_SEC_Msk (0x1UL << RISAF_REGx_CFGR_SEC_Pos) /*!< …
Dstm32n655xx.h33129 #define RISAF_REGx_CFGR_SEC_Pos (8U) macro
33130 #define RISAF_REGx_CFGR_SEC_Msk (0x1UL << RISAF_REGx_CFGR_SEC_Pos) /*!< …
Dstm32n647xx.h32428 #define RISAF_REGx_CFGR_SEC_Pos (8U) macro
32429 #define RISAF_REGx_CFGR_SEC_Msk (0x1UL << RISAF_REGx_CFGR_SEC_Pos) /*!< …