Home
last modified time | relevance | path

Searched refs:RCC_PLLCFGR_DIVR1EN_Pos (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h13099 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13100 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h7b0xx.h13543 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13544 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h7b0xxq.h13555 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13556 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h7a3xxq.h13111 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13112 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h7b3xx.h13550 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13551 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h7b3xxq.h13562 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
13563 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h730xxq.h15411 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15412 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h733xx.h15399 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15400 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h725xx.h14960 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
14961 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h730xx.h15399 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15400 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h735xx.h15411 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15412 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h742xx.h14285 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
14286 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h723xx.h14948 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
14949 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h750xx.h15178 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15179 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h753xx.h15184 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15185 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h745xx.h15491 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15492 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h745xg.h15491 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15492 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h743xx.h14915 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
14916 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h755xx.h15760 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
15761 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h757xx.h18917 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
18918 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h747xg.h18648 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
18649 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */
Dstm32h747xx.h18648 #define RCC_PLLCFGR_DIVR1EN_Pos (18U) macro
18649 #define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos) /*!< 0x00040000 */