Home
last modified time | relevance | path

Searched refs:RCC_PLL1DIVR_Q1 (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_rcc.c865 …((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLL… in HAL_RCC_OscConfig()
1704 …RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos)… in HAL_RCC_GetOscConfig()
Dstm32h7xx_hal_rcc_ex.c3123 … (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (fl… in HAL_RCCEx_GetPLL1ClockFreq()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_rcc.h4541 return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) + 1UL); in LL_RCC_PLL1_GetQ()
4607 MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1, (Q - 1UL) << RCC_PLL1DIVR_Q1_Pos); in LL_RCC_PLL1_SetQ()
Dstm32h7xx_hal_rcc.h7594 …((((__PLLQ1__) -1U) << 16U)& RCC_PLL1DIVR_Q1) | ((((__PLLR1__) - 1U) << 24U)& RCC_PLL1DIVR_R1))); \
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h13133 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h7b0xx.h13577 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h7b0xxq.h13589 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h7a3xxq.h13145 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h7b3xx.h13584 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h7b3xxq.h13596 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h730xxq.h15445 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h733xx.h15433 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h725xx.h14994 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h730xx.h15433 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h735xx.h15445 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h742xx.h14319 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h723xx.h14982 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h750xx.h15212 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h753xx.h15218 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h745xx.h15525 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h745xg.h15525 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h743xx.h14949 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h755xx.h15794 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h757xx.h18951 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro
Dstm32h747xg.h18682 #define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk macro

12