Home
last modified time | relevance | path

Searched refs:RCC_PLL1CFGR1_PLL1BYP (Results 1 – 10 of 10) sorted by relevance

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_rcc.c1679 if ((cfgr_value & RCC_PLL1CFGR1_PLL1BYP) != 0UL) in HAL_RCC_GetOscConfig()
2066 CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP); in RCC_PLL_Config()
2130 MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \ in RCC_PLL_Config()
2131 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource)); in RCC_PLL_Config()
2159 CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP); in RCC_PLL_Config()
2247 if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL) in RCC_PLL_IsNewConfig()
Dstm32n6xx_hal_rcc_ex.c3184 CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP); in HAL_RCCEx_PLLSSCGConfig()
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dsystem_stm32n6xx_s.c308 pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP; in SystemCoreClockUpdate()
Dsystem_stm32n6xx_fsbl.c365 pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP; in SystemCoreClockUpdate()
Dstm32n645xx.h25357 #define RCC_PLL1CFGR1_PLL1BYP RCC_PLL1CFGR1_PLL1BYP_Msk /*!< PLL1 bypa… macro
Dstm32n657xx.h26506 #define RCC_PLL1CFGR1_PLL1BYP RCC_PLL1CFGR1_PLL1BYP_Msk /*!< PLL1 bypa… macro
Dstm32n655xx.h26264 #define RCC_PLL1CFGR1_PLL1BYP RCC_PLL1CFGR1_PLL1BYP_Msk /*!< PLL1 bypa… macro
Dstm32n647xx.h25599 #define RCC_PLL1CFGR1_PLL1BYP RCC_PLL1CFGR1_PLL1BYP_Msk /*!< PLL1 bypa… macro
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_rcc.h5023 SET_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP); in LL_RCC_PLL1_EnableBypass()
5034 CLEAR_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP); in LL_RCC_PLL1_DisableBypass()
5044 return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL); in LL_RCC_PLL1_IsEnabledBypass()
Dstm32n6xx_hal_rcc.h3638 …MODIFY_REG(RCC->PLL1CFGR1, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1DIVM…