Searched refs:RCC_IC1CFGR_IC1SEL_0 (Results 1 – 7 of 7) sorted by relevance
319 case RCC_IC1CFGR_IC1SEL_0: /* PLL2 selected at IC1 clock source */ in SystemCoreClockUpdate()
376 case RCC_IC1CFGR_IC1SEL_0: /* PLL2 selected at IC1 clock source */ in SystemCoreClockUpdate()
25571 #define RCC_IC1CFGR_IC1SEL_0 (0x1UL << RCC_IC1CFGR_IC1SEL_Pos) /*!< 0x1000000… macro
26720 #define RCC_IC1CFGR_IC1SEL_0 (0x1UL << RCC_IC1CFGR_IC1SEL_Pos) /*!< 0x1000000… macro
26478 #define RCC_IC1CFGR_IC1SEL_0 (0x1UL << RCC_IC1CFGR_IC1SEL_Pos) /*!< 0x1000000… macro
25813 #define RCC_IC1CFGR_IC1SEL_0 (0x1UL << RCC_IC1CFGR_IC1SEL_Pos) /*!< 0x1000000… macro
1472 #define LL_RCC_ICCLKSOURCE_PLL2 RCC_IC1CFGR_IC1SEL_01474 #define LL_RCC_ICCLKSOURCE_PLL4 (RCC_IC1CFGR_IC1SEL_1 | RCC_IC1CFGR_IC1SEL_0)