Home
last modified time | relevance | path

Searched refs:RCC_IC1CFGR_IC1INT_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dsystem_stm32n6xx_s.c408 ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL; in SystemCoreClockUpdate()
Dsystem_stm32n6xx_fsbl.c465 ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL; in SystemCoreClockUpdate()
Dstm32n645xx.h25565 #define RCC_IC1CFGR_IC1INT_Pos (16U) macro
25566 #define RCC_IC1CFGR_IC1INT_Msk (0xFFUL << RCC_IC1CFGR_IC1INT_Pos) /*!< 0x00FF00…
Dstm32n657xx.h26714 #define RCC_IC1CFGR_IC1INT_Pos (16U) macro
26715 #define RCC_IC1CFGR_IC1INT_Msk (0xFFUL << RCC_IC1CFGR_IC1INT_Pos) /*!< 0x00FF00…
Dstm32n655xx.h26472 #define RCC_IC1CFGR_IC1INT_Pos (16U) macro
26473 #define RCC_IC1CFGR_IC1INT_Msk (0xFFUL << RCC_IC1CFGR_IC1INT_Pos) /*!< 0x00FF00…
Dstm32n647xx.h25807 #define RCC_IC1CFGR_IC1INT_Pos (16U) macro
25808 #define RCC_IC1CFGR_IC1INT_Msk (0xFFUL << RCC_IC1CFGR_IC1INT_Pos) /*!< 0x00FF00…
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_rcc.c977 ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos)); in HAL_RCC_ClockConfig()
1818 …ct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U; in HAL_RCC_GetClockConfig()
Dstm32n6xx_hal_rcc_ex.c2419 …nit->ICSelection[i].ClockDivider = ((icx_val & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U; in HAL_RCCEx_GetPeriphCLKConfig()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_rcc.h6421 MODIFY_REG(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT, (Divider - 1UL) << RCC_IC1CFGR_IC1INT_Pos); in LL_RCC_IC1_SetDivider()
6431 return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL); in LL_RCC_IC1_GetDivider()