Home
last modified time | relevance | path

Searched refs:RCC_ETHCKSELR_ETHSRC_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h25598 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25599 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25601 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25602 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151fxx_cm4.h25761 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25762 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25764 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25765 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151axx_ca7.h25598 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25599 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25601 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25602 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151axx_cm4.h25564 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25565 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25567 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25568 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151dxx_cm4.h25564 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25565 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25567 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25568 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151cxx_ca7.h25795 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25796 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25798 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25799 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151cxx_cm4.h25761 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25762 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25764 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25765 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp151fxx_ca7.h25795 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
25796 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25798 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
25799 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153axx_ca7.h27149 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27150 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27152 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27153 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153axx_cm4.h27115 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27116 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27118 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27119 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153cxx_ca7.h27346 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27347 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27349 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27350 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153cxx_cm4.h27312 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27313 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27315 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27316 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153dxx_ca7.h27149 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27150 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27152 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27153 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153dxx_cm4.h27115 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27116 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27118 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27119 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153fxx_ca7.h27346 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27347 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27349 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27350 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp153fxx_cm4.h27312 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
27313 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27315 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
27316 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157axx_ca7.h28372 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28373 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28375 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28376 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157axx_cm4.h28338 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28339 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28341 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28342 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157cxx_ca7.h28569 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28570 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28572 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28573 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157cxx_cm4.h28535 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28536 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28538 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28539 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157dxx_ca7.h28372 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28373 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28375 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28376 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157dxx_cm4.h28338 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28339 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28341 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28342 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157fxx_ca7.h28569 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28570 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28572 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28573 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …
Dstm32mp157fxx_cm4.h28535 #define RCC_ETHCKSELR_ETHSRC_Pos (0U) macro
28536 #define RCC_ETHCKSELR_ETHSRC_Msk (0x3UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28538 #define RCC_ETHCKSELR_ETHSRC_0 (0x1UL << RCC_ETHCKSELR_ETHSRC_Pos) …
28539 #define RCC_ETHCKSELR_ETHSRC_1 (0x2UL << RCC_ETHCKSELR_ETHSRC_Pos) …