Home
last modified time | relevance | path

Searched refs:RCC_DLYCFGR_OCTOSPI2_DLY_Pos (Results 1 – 10 of 10) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_rcc_ex.c2520 …YCFGR_OCTOSPI1_DLY|RCC_DLYCFGR_OCTOSPI2_DLY, (Delay1 | (Delay2 << RCC_DLYCFGR_OCTOSPI2_DLY_Pos))) ; in HAL_RCCEx_OCTOSPIDelayConfig()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h5492 MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI2_DLY, (Delay << RCC_DLYCFGR_OCTOSPI2_DLY_Pos)); in LL_RCC_OCTOSPI2_DelayConfig()
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r5xx.h13011 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
13012 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
13014 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
13015 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
13016 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
13017 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4r7xx.h13510 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
13511 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
13513 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
13514 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
13515 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
13516 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4s5xx.h13358 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
13359 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
13361 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
13362 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
13363 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
13364 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4s7xx.h13857 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
13858 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
13860 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
13861 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
13862 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
13863 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4p5xx.h13828 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
13829 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
13831 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
13832 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
13833 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
13834 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4q5xx.h14339 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
14340 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
14342 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
14343 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
14344 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
14345 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4r9xx.h16642 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
16643 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
16645 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
16646 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
16647 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
16648 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…
Dstm32l4s9xx.h16989 #define RCC_DLYCFGR_OCTOSPI2_DLY_Pos (4U) macro
16990 #define RCC_DLYCFGR_OCTOSPI2_DLY_Msk (0xFUL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x000000F…
16992 #define RCC_DLYCFGR_OCTOSPI2_DLY_0 (0x1UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000001…
16993 #define RCC_DLYCFGR_OCTOSPI2_DLY_1 (0x2UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000002…
16994 #define RCC_DLYCFGR_OCTOSPI2_DLY_2 (0x4UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000004…
16995 #define RCC_DLYCFGR_OCTOSPI2_DLY_3 (0x8UL << RCC_DLYCFGR_OCTOSPI2_DLY_Pos) /*!< 0x0000008…