Home
last modified time | relevance | path

Searched refs:RCC_DCKCFGR2_I2C4SEL_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h11742 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
11743 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
11745 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
11746 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f745xx.h11101 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
11102 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
11104 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
11105 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f756xx.h11742 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
11743 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
11745 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
11746 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f746xx.h11449 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
11450 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
11452 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
11453 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f765xx.h11670 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
11671 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
11673 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
11674 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f777xx.h12357 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
12358 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
12360 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
12361 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f767xx.h12064 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
12065 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
12067 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
12068 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f779xx.h12449 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
12450 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
12452 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
12453 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */
Dstm32f769xx.h12156 #define RCC_DCKCFGR2_I2C4SEL_Pos (22U) macro
12157 #define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00C00000 */
12159 #define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00400000 */
12160 #define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos) /*!< 0x00800000 */