Home
last modified time | relevance | path

Searched refs:RCC_CSR_LSIPRE (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_rcc.c368 CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE); in HAL_RCC_DeInit()
709 CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE); in HAL_RCC_OscConfig()
713 SET_BIT(RCC->CSR, RCC_CSR_LSIPRE); in HAL_RCC_OscConfig()
1650 if ((RCC->CSR & RCC_CSR_LSIPRE) == RCC_CSR_LSIPRE) in HAL_RCC_GetOscConfig()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_hal_rcc.c599 if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE)) in HAL_RCC_OscConfig()
628 MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv); in HAL_RCC_OscConfig()
1443 RCC_OscInitStruct->LSIDiv = (regvalue & RCC_CSR_LSIPRE); in HAL_RCC_GetOscConfig()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_rcc.h629 #define LL_RCC_LSI_PREDIV_128 RCC_CSR_LSIPRE /*!< LSI division factor by 128 */
1368 MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, LSI_PREDIV); in LL_RCC_LSI_SetPrediv()
1380 return (READ_BIT(RCC->CSR, RCC_CSR_LSIPRE)); in LL_RCC_LSI_GetPrediv()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_rcc.h193 #define LL_RCC_LSI_DIV_128 RCC_CSR_LSIPRE /*!< LSI divided by 128 */
1871 MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, LSIPrescaler); in LL_RCC_LSI_SetPrescaler()
1883 return (READ_BIT(RCC->CSR, RCC_CSR_LSIPRE)); in LL_RCC_LSI_GetPrescaler()
Dstm32l5xx_hal_rcc.h213 #define RCC_LSI_DIV128 RCC_CSR_LSIPRE /*!< LSI clock is divided by 128 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h6593 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
Dstm32wle5xx.h6593 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
Dstm32wl5mxx.h7470 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
Dstm32wl54xx.h7470 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
Dstm32wl55xx.h7470 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h12204 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro
Dstm32l562xx.h12934 #define RCC_CSR_LSIPRE RCC_CSR_LSIPRE_Msk macro