Home
last modified time | relevance | path

Searched refs:RCC_CSR_LPWRRSTF_Pos (Results 1 – 25 of 223) sorted by relevance

123456789

/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_hal_rcc.h295 #define RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos)) …
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_hal_rcc.h646 #define RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5) | RCC_CSR_LPWRRSTF_Pos)) /…
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_hal_rcc.h738 #define RCC_FLAG_LPWRRST ((CSR_REG_INDEX << REG_INDEX_POS) | RCC_CSR_LPWRRSTF_Pos) …
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_hal_rcc.h617 #define RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos)) …
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h1243 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
1244 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f101xb.h1288 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
1289 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f100xb.h1390 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
1391 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f102x6.h1292 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
1293 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc.h483 #define RCC_FLAG_LPWRRST ((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos) /*!< Low-Pow…
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h3194 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3195 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f030x8.h3238 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3239 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f070x6.h3265 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3266 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f031x6.h3323 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3324 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f030xc.h3540 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3541 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f038xx.h3295 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3296 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32f070xb.h3399 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3400 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h4012 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
4013 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l010x8.h3706 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3707 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l010xb.h3735 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3736 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l011xx.h3771 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3772 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l021xx.h3908 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3909 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l031xx.h3875 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3876 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l051xx.h4003 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
4004 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l010x4.h3662 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3663 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
Dstm32l010x6.h3695 #define RCC_CSR_LPWRRSTF_Pos (31U) macro
3696 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */

123456789