Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PPRE2_DIV2 (Results 1 – 25 of 157) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h242 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h242 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h287 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h226 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h256 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h265 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_rcc.h250 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h324 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_rcc.h252 #define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h875 #define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by… macro
Dstm32f101xb.h890 #define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by… macro
Dstm32f100xb.h950 #define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by… macro
Dstm32f102x6.h915 #define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by… macro
Dstm32f100xe.h1219 #define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3438 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l010x8.h3141 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l010xb.h3149 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l011xx.h3238 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l021xx.h3366 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l031xx.h3310 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l051xx.h3382 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l010x4.h3129 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l010x6.h3142 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l081xx.h3562 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro
Dstm32l071xx.h3434 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by… macro

1234567